参数资料
型号: SCC2692AC1A44,529
厂商: NXP Semiconductors
文件页数: 9/30页
文件大小: 0K
描述: IC DUART SOT187-2
标准包装: 26
特点: 故障启动位检测
通道数: 2,DUART
FIFO's: 3 位
电源电压: 5V
带并行端口:
带自动流量控制功能:
带故障启动位检测功能:
带CMOS:
安装类型: 表面贴装
封装/外壳: 44-LCC(J 形引线)
供应商设备封装: 44-PLCC
包装: 管件
其它名称: 933968320529
SCC2692AC1A44-S
SCC2692AC1A44-S-ND
Philips Semiconductors
Product specification
SCC2692
Dual asynchronous receiver/transmitter (DUART)
1998 Sep 04
17
OPCR – Output Port Configuration Register
OPCR[7] – OP7 Output Select
This bit programs the OP7 output to provide one of the following:
0 The complement of OPR[7].
1 The Channel B transmitter interrupt output which is the
complement of TxRDYB. When in this mode OP7 acts as an
open- drain output. Note that this output is not masked by the
contents of the IMR.
OPCR[6] – OP6 Output Select
This bit programs the OP6 output to provide one of the following:
0 The complement of OPR[6].
1 The Channel A transmitter interrupt output which is the
complement of TxRDYA. When in this mode OP6 acts as an
open- drain output. Note that this output is not masked by the
contents of the IMR.
OPCR[5] – OP5 Output Select
This bit programs the OP5 output to provide one of the following:
0 The complement of OPR[5].
1 The Channel B transmitter interrupt output which is the
complement of ISR[5]. When in this mode OP5 acts as an
open-drain output. Note that this output is not masked by the
contents of the IMR.
OPCR[4] – OP4 Output Select
This field programs the OP4 output to provide one of the following:
0 The complement of OPR[4].
1 The Channel A receiver interrupt output which is the complement
of ISR[1]. When in this mode OP4 acts as an open-drain output.
Note that this output is not masked by the contents of the IMR.
OPCR[3:2] – OP3 Output Select
This bit programs the OP3 output to provide one of the following:
00 The complement of OPR[3].
01 The counter/timer output, in which case OP3 acts as an
open-drain output. In the timer mode, this output is a square
wave at the programmed frequency. In the counter mode, the
output remains High until terminal count is reached, at which
time it goes Low. The output returns to the High state when the
counter is stopped by a stop counter command. Note that this
output is not masked by the contents of the IMR.
10 The 1X clock for the Channel B transmitter, which is the clock
that shifts the transmitted data. If data is not being transmitted, a
free running 1X clock is output.
11 The 1X clock for the Channel B receiver, which is the clock that
samples the received data. If data is not being received, a free
running 1X clock is output.
OPCR[1:0] – OP2 Output Select
This field programs the OP2 output to provide one of the following:
00 The complement of OPR[2].
01 The 16X clock for the Channel A transmitter. This is the clock
selected by CSRA[3:0], and will be a 1X clock if CSRA[3:0] =
1111.
10 The 1X clock for the Channel A transmitter, which is the clock
that shifts the transmitted data. If data is not being transmitted, a
free running 1X clock is output.
11 The 1X clock for the Channel A receiver, which is the clock that
samples the received data. If data is not being received, a free
running 1X clock is output.
ACR – Auxiliary Control Register
ACR[7] – Baud Rate Generator Set Select
This bit selects one of two sets of baud rates to be generated by the
BRG:
Set 1:
50, 110, 134.5, 200, 300, 600, 1.05K, 1.2K, 2.4K, 4.8K,
7.2K, 9.6K, and 38.4K baud.
Set 2:
75, 110, 134.5, 150, 300, 600, 1.2K, 1.8K, 2.0K, 2.4K,
4.8K, 9.6K, and 19.2K baud.
Table 4.
Bit Rate Generator Characteristics
Crystal or Clock = 3.6864MHz
BAUD RATE
ACTUAL 16X CLOCK (kHz)
ERROR (%)
50
75
110
134.5
150
200
300
600
1050
1200
1800
2000
2400
4800
7200
9600
14.4K
19.2K
28.8K
38.4K
57.6K
115.2K
0.8
1.2
1.759
2.153
2.4
3.2
4.8
9.6
16.756
19.2
28.8
32.056
38.4
76.8
115.2
153.6
230.4
307.2
460.8
614.4
921.2
1,843.2
0
-0.069
0.059
0
-0.260
0
0.175
0
NOTE: Duty cycle of 16X clock is 50%
±1%.
The selected set of rates is available for use by the Channel A and
B receivers and transmitters as described in CSRA and CSRB.
Baud rate generator characteristics are given in Table 4.
ACR[6:4] – Counter/Timer Mode And Clock Source Select
This field selects the operating mode of the counter/timer and its
clock source as shown in Table 5.
ACR[3:0] – IP3, IP2, IP1, IP0 Change-of-State Interrupt Enable
This field selects which bits of the input port change register (IPCR)
cause the input change bit in the interrupt status register (ISR[7]) to
be set. If a bit is in the ‘on’ state the setting of the corresponding bit
in the IPCR will also result in the setting of ISR[7], which results in
the generation of an interrupt output if IMR[7] = 1. If a bit is in the
‘off’ state, the setting of that bit in the IPCR has no effect on ISR[7].
相关PDF资料
PDF描述
VI-B5D-IY CONVERTER MOD DC/DC 85V 50W
SC26C92C1A,529 IC DUART SOT187-2
SC16C554BIBM,128 IC UART QUAD SOT414-1
SCC68692E1A44,518 IC DUART 44PLCC
FT2232HL-TRAY IC USB HS DUAL UART/FIFO 64-LQFP
相关代理商/技术参数
参数描述
SCC2692AC1A44-S 功能描述:UART 接口集成电路 5V INDSTRL UART 2 C RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel
SCC2692AC1B44 功能描述:UART 接口集成电路 5V INDSTRL UART 2 C RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel
SCC2692AC1B44,528 功能描述:UART 接口集成电路 5V INDSTRL UART 2 C RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel
SCC2692AC1B44,551 功能描述:UART 接口集成电路 5V INDSTRL UART 2 C RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel
SCC2692AC1B44,557 功能描述:UART 接口集成电路 5V INDSTRL UART 2 C RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel