- 您现在的位置：买卖IC网 > PDF目录192321 > SD-14531F2-202 (DATA DEVICE CORP) SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDFP36 PDF资料下载
参数资料
| 型号： | SD-14531F2-202 |
| 厂商： | DATA DEVICE CORP |
| 元件分类： | 位置变换器 |
| 英文描述： | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDFP36 |
| 封装： | CERAMIC, DFP-40 |
| 文件页数： | 2/16页 |
| 文件大小： | 272K |
| 代理商： | SD-14531F2-202 |
ProASIC3/E Flash Family FPGAs
1- 4
v2.1
VersaTiles
The ProASIC3 core consists of VersaTiles, which have been enhanced beyond the ProASICPLUS core tiles. The ProASIC3
VersaTile supports the following:
All 3-input logic functions—LUT-3 equivalent
Latch with clear or set
D-flip-flop with clear or set
Enable D-flip-flop with clear or set
Refer to Figure 1-3 for VersaTile configurations.
User Nonvolatile FlashROM
Actel ProASIC3 devices have 1 kbit of on-chip, user-
accessible, nonvolatile FlashROM. The FlashROM can be
used in diverse system applications:
Internet protocol addressing (wireless or fixed)
System calibration settings
Device serialization and/or inventory control
Subscription-based business models (for example,
set-top boxes)
Secure key storage for secure communications
algorithms
Asset management/tracking
Date stamping
Version management
The FlashROM is written using the standard ProASIC3
IEEE 1532 JTAG programming interface. The core can be
individually programmed (erased and written), and on-
chip AES decryption can be used selectively to securely
load data over public networks (except in the A3P030
device), as in security keys stored in the FlashROM for a
user design.
The FlashROM can be programmed via the JTAG
programming interface, and its contents can be read
back either through the JTAG programming interface or
via direct FPGA core addressing. Note that the FlashROM
can only be programmed from the JTAG interface and
cannot be programmed from the internal logic array.
The FlashROM is programmed as 8 banks of 128 bits;
however, reading is performed on a byte-by-byte basis
using a synchronous interface. A 7-bit address from the
FPGA core defines which of the 8 banks and which of the
16 bytes within that bank are being read. The three most
significant
bits
(MSBs)
of
the
FlashROM
address
determine the bank, and the four least significant bits
(LSBs) of the FlashROM address define the byte.
The Actel ProASIC3 development software solutions,
Libero
Integrated
Design
Environment
(IDE)
and
Designer, have extensive support for the FlashROM. One
such
feature
is
auto-generation
of
sequential
programming files for applications requiring a unique
serial number in each part. Another feature allows the
inclusion of static data for system version control. Data
for the FlashROM can be generated quickly and easily
using Actel Libero IDE and Designer software tools.
Comprehensive
programming
file
support
is
also
included to allow for easy programming of large
numbers of parts with differing FlashROM contents.
SRAM and FIFO
ProASIC3 devices (except the A3P030 device) have
embedded SRAM blocks along their north and south
sides. Each variable-aspect-ratio SRAM block is 4,608 bits
in size. Available memory configurations are 256×18,
512×9, 1k×4, 2k×2, and 4k×1 bits. The individual blocks
have independent read and write ports that can be
configured with different bit widths on each port. For
example, data can be sent through a 4-bit port and read
as a single bitstream. The embedded SRAM blocks can be
initialized via the device JTAG port (ROM emulation
mode) using the UJTAG macro (except in the A3P030
device).
Figure 1-3 VersaTile Configurations
X1
Y
X2
X3
LUT-3
Data
Y
CLK
Enable
CLR
D-FF
Data
Y
CLK
CLR
D-FF
LUT-3 Equivalent
D-Flip-Flop with Clear or Set
Enable D-Flip-Flop with Clear or Set
相关PDF资料 |
PDF描述 |
|---|---|
| SD-14531F3-204 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDFP36 |
| SD-14531F1-802 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDMA36 |
| SD-14531F1-804 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDMA36 |
| SD-14531F1-805 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDMA36 |
| SD-14531F2-802 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDMA36 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SD1455 | 功能描述:射频双极电源晶体管 NPN 25V 170-230MHz RoHS:否 制造商:M/A-COM Technology Solutions 配置:Single 直流集电极/Base Gain hfe Min:40 最大工作频率:30 MHz 集电极—发射极最大电压 VCEO:25 V 发射极 - 基极电压 VEBO:4 V 集电极连续电流:20 A 最大直流电集电极电流: 功率耗散:250 W 封装 / 箱体:Case 211-11 封装:Tray |
| SD1456 | 功能描述:射频双极电源晶体管 NPN 28V 170-230MHz RoHS:否 制造商:M/A-COM Technology Solutions 配置:Single 直流集电极/Base Gain hfe Min:40 最大工作频率:30 MHz 集电极—发射极最大电压 VCEO:25 V 发射极 - 基极电压 VEBO:4 V 集电极连续电流:20 A 最大直流电集电极电流: 功率耗散:250 W 封装 / 箱体:Case 211-11 封装:Tray |
| SD1457 | 功能描述:射频放大器 RF Bipolar Trans RoHS:否 制造商:Skyworks Solutions, Inc. 类型:Low Noise Amplifier 工作频率:2.3 GHz to 2.8 GHz P1dB:18.5 dBm 输出截获点:37.5 dBm 功率增益类型:32 dB 噪声系数:0.85 dB 工作电源电压:5 V 电源电流:125 mA 测试频率:2.6 GHz 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-16 封装:Reel |
| SD1458 | 功能描述:射频放大器 RF Bipolar Trans RoHS:否 制造商:Skyworks Solutions, Inc. 类型:Low Noise Amplifier 工作频率:2.3 GHz to 2.8 GHz P1dB:18.5 dBm 输出截获点:37.5 dBm 功率增益类型:32 dB 噪声系数:0.85 dB 工作电源电压:5 V 电源电流:125 mA 测试频率:2.6 GHz 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-16 封装:Reel |
| SD1459 | 功能描述:射频双极电源晶体管 NPN 28V 170-230MHz RoHS:否 制造商:M/A-COM Technology Solutions 配置:Single 直流集电极/Base Gain hfe Min:40 最大工作频率:30 MHz 集电极—发射极最大电压 VCEO:25 V 发射极 - 基极电压 VEBO:4 V 集电极连续电流:20 A 最大直流电集电极电流: 功率耗散:250 W 封装 / 箱体:Case 211-11 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。