参数资料
型号: SD-15900PH-100
厂商: DATA DEVICE CORP
元件分类: 位置变换器
英文描述: SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CPGA85
封装: CERAMIC, PGA-85
文件页数: 4/8页
文件大小: 373K
代理商: SD-15900PH-100
4
LSB’s strobe the two previously loaded angular data values, as
well as the current LSB data is simultaneously transferred to the
input of the internal combining circuitry, and the resulting angle
is generated.
The resulting combined bits of angular data is then made avail-
able via three sets of tri-state buffers; the eight MSB’s, the eight
middle bits, and the six LSB’s. Each set of bits has its own sep-
arate enable line.
The Hold signal on the combiner allows the currently generated
angle to be frozen. The state of the Hold signal is sampled on
the rising edge of every clock cycle. If the sampled signal is high
the transfer of the angular data to the combining circuit will take
place as described above. If the sampled signal is low the data
transfer will be inhibited and the output angle will not be updat-
ed. Data will be valid 0.5 s after the next rising edge of the inter-
nal clock. This condition will persist until the Hold signal is
brought back to the high state.
The only time the angular output data from the combiner can
change is during the Fine LSB’s Strobe and Data Transfer time.
The settling time during this interval will be limited to a period of
approximately 0.5 s.
INTERNAL CLOCK
INHIBIT
ENABLE FINE LSB'S
FINE LSB'S STROBE
AND DATA TRANSFER
ENABLE FINE MSB'S
FINE MSB'S STROBE
ENABLE COURSE MSB'S
COURSE MSB'S STROBE
1 s
0.5 s
FIGURE 3. SD-15900 TIMING DIAGRAM
INHIBIT AND ENABLE TIMING
FIGURE 3 shows the timing relationships for the SD-15900.
The internal clock is generated in the combiner for the purpose
of running the internal state generator that controls the timing
and control of the circuitry. The frequency of this clock was cho-
sen to be approximately 1 MHz and it is not critical. The top line
of the timing diagram shows the relationship of the clock to the
remaining signals.
The second signal on the timing diagram shows the INH signal
going to the S/D converter. Every eight clock cycles this signal
will go low and inhibit the converter so that the current angles
can be extracted.
The Course MSB’s Enable will be asserted approximately 0.5 s
after the inhibit is asserted and the associated data is strobed
into the combiner at the mid-point of the enable (approximately
0.5 s after it goes low). The enable line is then raised back to
logic high.
The fine MSB’s Enable is asserted next and the data is similarly
loaded into the combiner.
The fine LSB’s Enable is then asserted and the associated data
is made available to the combiner. At the rising edge of the fine
相关PDF资料
PDF描述
SD-15900JH-300 SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, PQCC84
SD03-153-FREQ-OUT1 CRYSTAL OSCILLATOR, SINE OUTPUT, 24 MHz - 500 MHz
SD15M32000Z/AA-14 15 CONTACT(S), MALE, D SUBMINIATURE CONNECTOR, SOLDER
SD15M32000Z/AA-15 15 CONTACT(S), MALE, D SUBMINIATURE CONNECTOR, SOLDER
SD25F00000-14 25 CONTACT(S), FEMALE, D SUBMINIATURE CONNECTOR, CRIMP
相关代理商/技术参数
参数描述
SD-15A-05 功能描述:DC/DC转换器 15W 5V 3A Input 9.2-18VDC RoHS:否 制造商:Murata 产品: 输出功率: 输入电压范围:3.6 V to 5.5 V 输入电压(标称): 输出端数量:1 输出电压(通道 1):3.3 V 输出电流(通道 1):600 mA 输出电压(通道 2): 输出电流(通道 2): 安装风格:SMD/SMT 封装 / 箱体尺寸:
SD-15A-12 功能描述:DC/DC转换器 15W 12V 1.25A Input 9.2-18VDC RoHS:否 制造商:Murata 产品: 输出功率: 输入电压范围:3.6 V to 5.5 V 输入电压(标称): 输出端数量:1 输出电压(通道 1):3.3 V 输出电流(通道 1):600 mA 输出电压(通道 2): 输出电流(通道 2): 安装风格:SMD/SMT 封装 / 箱体尺寸:
SD-15A24 制造商:Mean Well 功能描述:DC-DC converter, 9.2-18Vin, 24Vdc 0.625A
SD-15A-24 功能描述:DC/DC转换器 15W 24V 0.625A Input 9.2-18VDC RoHS:否 制造商:Murata 产品: 输出功率: 输入电压范围:3.6 V to 5.5 V 输入电压(标称): 输出端数量:1 输出电压(通道 1):3.3 V 输出电流(通道 1):600 mA 输出电压(通道 2): 输出电流(通道 2): 安装风格:SMD/SMT 封装 / 箱体尺寸:
SD-15A-5 功能描述:DC/DC转换器 5V 3A 15W 9.2-18VDC RoHS:否 制造商:Murata 产品: 输出功率: 输入电压范围:3.6 V to 5.5 V 输入电压(标称): 输出端数量:1 输出电压(通道 1):3.3 V 输出电流(通道 1):600 mA 输出电压(通道 2): 输出电流(通道 2): 安装风格:SMD/SMT 封装 / 箱体尺寸: