- 您现在的位置：买卖IC网 > PDF目录16210 > SI3056DC2-EVB (Silicon Laboratories Inc)DAUGHTERCARD DAA SI3056/SI3010 PDF资料下载
参数资料
| 型号： | SI3056DC2-EVB |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 31/94页 |
| 文件大小： | 0K |
| 描述： | DAUGHTERCARD DAA SI3056/SI3010 |
| 标准包装： | 1 |
| 主要目的： | 电信，数据采集装置（DAA） |
| 已用 IC / 零件： | Si3056 |
| 已供物品： | 板，CD |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页
Si3056
Si3018/19/10
Rev. 1.05
37
5.25.2. PLL Lock Times
The Si3056 changes sample rates quickly. However,
lock time varies based on the programming of the clock
generator. The following relationships describe the
boundaries on PLL locking time:
PLL1 lock time < 1 ms
PLL2 lock time 100
s to 1 ms
For
modem
designs,
Silicon
Laboratories
recommends that PLL1 be programmed during
initialization. No further programming of PLL1 is
necessary. The SRC[3:0] register can be programmed
for the required initial sample rate, typically 7200 Hz.
Rate changes are made by writing to SRC[3:0]
(Register 7, bits 3:0).
The final design consideration for the clock generator is
the update rate of PLL1. The following criteria must be
satisfied for the PLLs to remain stable:
Figure 26. Update Rate of PLL1
5.26. Digital Interface
The Si3056 has two serial interface modes that support
most standard modem DSPs. The M0 and M1 mode
pins select the interface mode. The key difference
between these two serial modes is the operation of the
FSYNC signal. Table 21 summarizes the serial mode
definitions.
The digital interface consists of a single, synchronous
serial link that communicates both telephony and
control data.
In serial mode 0 or 1, the Si3056 operates as a master,
where the master clock (MCLK) is an input, the serial
data clock (SCLK) is an output, and the frame sync
signal (FSYNC) is an output. The MCLK frequency and
the value of the sample rate control registers 7, 8, and 9
determine the sample rate (Fs). The serial port clock,
SCLK, runs at 256 bits per frame, where the frame rate
is equivalent to the sample rate. See "5.25.Clock
Generation" on page 36 for details on programming
sample rates.
The Si3056 transfers 16- or 15-bit telephony data in the
primary timeslot and 16-bit control data in the secondary
the serial frames. Primary frames occur at the frame
rate and are always present. To minimize overhead in
the external DSP, secondary frames are present only
when requested.
Two methods exist for requesting a secondary frame to
transfer control information. The default powerup mode
uses the LSB of the 16-bit transmit (TX) data word as a
flag to request a secondary transfer. Only 15-bit TX data
is transferred, which results in a small loss of SNR but
FUP1
FMCLK
N
-------------------
=
144 kHz
≥
DIV
8-bit
PLL1
DIV
N2
DIV
3
DIV
16
PLL2
DIV
8-bit
DIV
M2
Decoder
1
0
01
SCLK
F
UP1
98.304 MHz
32.768 MHz
N1
M1
Slave
SRATE
MCLK
Table 21. Serial Modes
Mode
M1 M0
Description
0
0 0
FSYNC frames data
1
0 1
FSYNC pulse starts data frame
2
1 0
Slave mode
3
1 1
Reserved
相关PDF资料 |
PDF描述 |
|---|---|
| CW252016-56NG | INDUCTOR 56NH 1008 SMD |
| SI3056DC1-EVB | DAUGHTERCARD DAA SI3056/SI3019 |
| GBM31DCAI | CONN EDGECARD 62POS R/A .156 SLD |
| SI3050PPT2-EVB | BOARD EVAL FOR DAA SI3050/SI3008 |
| CW252016-47NG | INDUCTOR 47NH 1008 SMD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| Si3056DC3-EVB | 功能描述:子卡和OEM板 Global DAA Daughter Card Only RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| Si3056DC-EVB | 功能描述:子卡和OEM板 Global DAA Daughter Card Only RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| Si3056-D-FS | 功能描述:电信线路管理 IC Si3056 DAA System Side SSI Interface RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
| SI3056-D-FSR | 功能描述:电信线路管理 IC Si3056 DAA System Side SSI Interface RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
| SI3056-D-ZS3R | 制造商:Silicon Laboratories Inc 功能描述:MODEM CHIP CHIPSET 56KBPS - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。