- 您现在的位置：买卖IC网 > PDF目录2016 > SI3066-B-FS (Silicon Laboratories Inc)IC DAA ENH FCC LINE-SIDE 8SOIC PDF资料下载
参数资料
| 型号： | SI3066-B-FS |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 8/40页 |
| 文件大小： | 0K |
| 描述： | IC DAA ENH FCC LINE-SIDE 8SOIC |
| 标准包装： | 96 |
| 功能： | 直接存取装置（DAA） |
| 电路数： | 1 |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm Width）裸露焊盘 |
| 供应商设备封装： | 8-SOIC-EP |
| 包装： | 管件 |
| 包括： | 结帐音调检测，线路电压监视器，回路电流监视器，过载检测，振铃检测器 |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
Si3066
16
Rev. 1.0
4.16.2. Type II Caller ID
Type II Caller ID sends the CID data while the phone is
off-hook and is often referred to as caller ID/call waiting
(CID/CW). To receive the CID data while off-hook, use
the following procedure:
1. The Caller Alert Signal (CAS) tone is sent from the
Central Office (CO) and is digitized along with the
line data. The software must detect the presence of
this tone.
2. Since the DAA is the only device on the line and is
Type II CID-compliant, the software must mute its
upstream data output to avoid propagation of its
reply tone and the subsequent CID data. After
muting its upstream data output, the software must
then return an acknowledgement (ACK) tone to the
CO to request the transmission of the CID data.
3. The CO then responds with the CID data, and the
software unmutes the upstream data output and
continues with normal operation.
4. The muting of the upstream data path by the
software mutes the handset in a telephone
application so the user cannot hear the
acknowledgement tone and CID data being sent.
The CID data presented to the software could have up
to a 10% dc offset. The software caller ID decoder must
either use a high-pass or a band-pass filter to accurately
retrieve the caller ID data.
4.17. Gain Control
The Si3066 supports multiple receive gain and transmit
attenuation settings (Register 15). The receive path
supports gains of 0, 3, 6, 9, and 12 dB, as selected with
the ARX[2:0] bits. The receive path can be muted with
the RXM bit. The transmit path supports attenuations of
0, 3, 6, 9, and 12 dB, as selected with the ATX[2:0] bits.
The transmit path can be muted with the TXM bit.
4.18. Sample Rate Converter
The SRC [3:0] bits (Register 7, bits 3:0) are used to
select the sample rate. The following sample rates are
supported: 7200, 8000, 8229, 8400, 9000, 9600, 10286,
12000, 13714, and 16000 Hz.
4.19. Power Management
The Si3066 supports four basic power management
operation modes: normal operation, reset operation,
sleep mode, and full powerdown mode. The power
management modes are controlled by the PDL and
PDN bits (Register 6, bits [4:3]).
Upon powerup or following a reset, the Si3066 is in
reset operation. The PDL bit is set, and the PDN bit is
cleared. The system-side module is fully operational
except for the isolated capacitor link. No communication
between the system side and Si3066 can occur during
reset operation. Register bits associated with the
Si3066 are not valid in this mode.
The most common mode of operation is normal
operation. The PDL and PDN bits are cleared, and the
capacitive link is passing information between the
system side and the Si3066. A valid sample rate must
be programmed before entering this mode.
The Si3066 supports a low-power sleep mode for the
wake-up-on-ring feature of many modems. The sample
rate must be programmed with a valid non-zero value
before enabling sleep mode. The PDN bit must then be
set; the PDL bit cleared. To take the DAA out of sleep
mode, pulse (RESET) low.
In summary, the powerdown sequence for sleep mode
is as follows:
1. SRC[3:0] must have a valid non-zero value.
2. Set the PDN bit (Register 6, bit 3) and clear the PDL
bit (Register 6, bit 4).
The power-up sequence is as follows:
1. Reset the DAA by pulsing the RESET pin.
2. Program registers to required settings.
The Si3066 also supports an additional powerdown
mode. When the PDN and PDL bits are set, the DAA
enters a complete powerdown mode and draws
negligible current (deep sleep mode). Normal operation
is restored using the same process for taking the DAA
out of sleep mode.
4.20. Calibration
The Si3066 initiates an auto-calibration by default when
the device goes off-hook or experiences a loss in line
power. Calibration removes offsets that are present in
the on-chip ADC and could affect the ADC dynamic
range. Auto-calibration is initiated after the DAA dc
termination stabilizes and takes 273 ms to complete.
4.21. Revision Identification
The revision of the system-side module and line-side
(Si3066) can be determined using the REVA[3:0] bits
(Register 11, bits 3:0) and REVB[3:0] bits (Register 13,
bits 5:2), respectively. Table 9 lists the revision values.
Table 9. Si3066 Revision Levels
Si3066 Revision
Si3066 REVB[3:0]
A1000
B1001
相关PDF资料 |
PDF描述 |
|---|---|
| SI3068-B-FS | IC FCC+ EMBEDDED DAA 8SOIC |
| SI3200-BS | IC LINEFEED INTRFC 100V 16SOIC |
| SI3211-KT | IC SLIC/CODEC PROG 1CH 38TSSOP |
| SI3216-FT | IC SLIC/CODEC 1CH 38TSSOP |
| SI3225-G-GQ | IC PROSLIC/CODEC DUAL 64TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SI3066-B-FSR | 功能描述:电信线路管理 IC Enhanced V.32 FCC+ Line-Side processors RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
| SI3066-B-FT | 功能描述:IC DAA ENH FCC LINE-SIDE 10SOIC RoHS:是 类别:集成电路 (IC) >> 接口 - 电信 系列:- 产品培训模块:Lead (SnPb) Finish for COTS 产品变化通告:Product Discontinuation 06/Feb/2012 标准包装:750 系列:* |
| SI3066-B-FTR | 制造商:Silicon Laboratories Inc 功能描述:V.32 GLOBAL LINE-SIDE FOR PROC 制造商:Silicon Laboratories Inc 功能描述:V.32 GLOBAL LINE-SIDE FOR PROCESSORS - Tape and Reel 制造商:Silicon Laboratories Inc 功能描述:IC DAA ENH FCC LINE-SIDE 10SOIC |
| SI3068 | 制造商:SILABS 制造商全称:SILABS 功能描述:FCC+ EMBEDDED DIRECT ACCESS ARRANGEMENT |
| Si3068-B-FS | 功能描述:电信线路管理 IC Enhanced V.92 FCC Line-Side RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。