收藏本站
参数资料
型号： SI3210-BT
厂商： Silicon Laboratories Inc
文件页数： 101/148页
文件大小： 0K
描述： IC SLIC/CODEC PROG 38TSSOP
标准包装： 50
系列： ProSLIC®
功能： 用户线路接口概念（SLIC），CODEC
接口： PCM，SPI
电路数： 1
电源电压： 3.3V，5V
电流 - 电源： 88mA
功率（瓦特）： 700mW
工作温度： -40°C ~ 85°C
安装类型： 表面贴装
封装/外壳： 38-TFSOP（0.173"，4.40mm 宽）
供应商设备封装： 38-TSSOP
包装： 管件
包括： BORSCHT 功能，DTMF 生成和解码，FSK 生成，脉冲测量生成，语音回送测试模式
Si3210/Si3211
56
Rev. 1.61
Not
Recommended
fo
r N
ew
D
esi
gn
s
2.12. PCM Interface
The ProSLIC contains a flexible programmable interface for the transmission and reception of digital PCM
samples. PCM data transfer is controlled via the PCLK and FSYNC inputs as well as PCM Mode Select (direct
Register 1), PCM Transmit Start Count (direct registers 2 and 3), and PCM Receive Start Count (direct registers 4
and 5). The interface can be configured to support from 4 to 128 8-bit timeslots in each frame. This corresponds to
PCLK frequencies of 256 kHz to 8.192 MHz in power of 2 increments. (768 kHz and 1.536 MHz are also available,
but these frequencies are not valid for GCI mode.) Timeslots for data transmission and reception are independently
configured using the TXS and RXS registers. By setting the correct starting point of the data, the ProSLIC can be
configured to support long FSYNC and short FSYNC variants as well as IDL2 8-bit, 10-bit, B1 and B2 channel time
slots. DTX data is high-impedance except for the duration of the 8-bit PCM transmit.
DTX will return to high impedance either on the negative edge of PCLK during the LSB or on the positive edge of
PCLK following the LSB. This is based on the setting of the TRI bit of the PCM Mode Select register. Tristating on
the negative edge allows the transmission of data by multiple sources in adjacent timeslots without the risk of driver
contention. In addition to 8-bit data modes, there is a 16-bit mode provided. This mode can be activated via the
PCMT bit of the PCM Mode Select register. GCI timing is also supported in which the duration of a data bit is two
PCLK cycles. This mode is also activated via the PCM Mode Select register. Setting the TXS or RXS register
greater than the number of PCLK cycles in a sample period will stop data transmission because TXS or RXS will
never equal the PCLK count. Figures 29–32 illustrate the usage of the PCM highway interface to adapt to common
PCM standards.
Figure 29. Example, Timeslot 1, Short FSYNC (TXS/RXS = 1)
Figure 30. Example, Timeslot 1, Long FSYNC (TXS/RXS = 0)
01
7
6
5
4
3
2
16
15
14
13
12
11
10
9
818
17
MSB
LSB
MSB
LSB
HI-Z
PCLK
FSYNC
PCLK_CNT
DRX
DTX
01
7
6
5
4
3
2
16
15
14
13
12
11
10
9
818
17
MSB
LSB
MSB
LSB
HI-Z
PCLK
FSYNC
PCLK_CNT
DRX
DTX
相关PDF资料
PDF描述
SI3210M-BT IC SLIC/CODEC PROG 38TSSOP
SI3210M-GT IC SLIC/CODEC PROG 1CH 38TSSOP
SI3216M-GT IC SLIC/CODEC 1CH 38TSSOP
SI3216M-KT IC SLIC/CODEC 1CH 38TSSOP
SI3210M-KT IC SLIC/CODEC PROG 1CH 38TSSOP
相关代理商/技术参数
参数描述
SI3210-BTR 功能描述:电信线路管理 IC Sgl Ch SLIC/Codec w/ DTMF Decoder RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray
SI3210DC1-EVB 功能描述:子卡和OEM板 Si3210M Daughter Crd W/ SI3201 INTERFACE RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
SI3210DCQ1-EVB 功能描述:子卡和OEM板 Si3210 QFN Daughter Card RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
SI3210DCQX-EVB 功能描述:子卡和OEM板 Si3210 QFN Daughter Card RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
SI3210DCX-EVB 功能描述:子卡和OEM板 Si3210M Daughter Crd w/ discrete intrfc RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*