参数资料
| 型号： | SI5018-EVB |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 3/10页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR SI5018 |
| 标准包装： | 1 |
| 主要目的： | 计时，时钟和数据恢复（CDR） |
| 已用 IC / 零件： | SI5018 |
| 已供物品： | 板 |
| 其它名称： | 336-1127 |
Si5018-EVB
Jitter Tolerance : Referring to Figure 1, this test
requires a pattern generator, a clock source
(synthesizer signal source), a modulation source, a jitter
analyzer, a pattern analyzer, and a pulse generator (all
unconnected high-speed outputs must be terminated to
50 ? ). During this test the Jitter Analyzer causes a
modulation on the data pattern which drives the DATAIN
ports of the CDR. The Bit-Error-Rate (BER) is monitored
on the Pattern Analyzer. The modulation (jitter)
frequency and amplitude is recorded when the BER
approaches a specified threshold.
Jitter Generation : Referring to Figure 1, this test
requires a pattern generator, a clock source
(synthesizer signal source), a jitter analyzer, and a
pulse generator (all unconnected high-speed outputs
must be terminated to 50 ? ). During this test there is no
modulation of the Data Clock, so the data that is sent to
the CDR is jitter free. The Jitter Analyzer measures the
RMS and peak-to-peak jitter on the CDR CLKOUT.
Thus, any jitter measured is jitter generated by the
CDR.
Jitter Transfer : Referring to Figure 1, this test requires
a pattern generator, a clock source (synthesizer signal
source), a modulation source, a jitter analyzer, and a
pulse generator (all unconnected high-speed outputs
must be terminated to 50 ? ). During this test the Jitter
Analyzer modulates the data pattern and data clock
reference. The modulated data clock reference is
compared with the CLKOUT of the CDR. Jitter on
CLKOUT relative to the jitter on the data clock reference
is plotted versus modulation frequency at predefined
jitter amplitudes.
Pulse
Generator
Scope
DATAOUT –
Pattern
Analyzer
GPIB
2.5 V
+ –
REFCLK+
REFCLK –
DATAIN+
+
–
+
–
REFCLK
DATAIN
DATAOUT
CLKOUT
+
–
+
–
DATAOUT+
CLKOUT+
DATAIN –
Pattern
Generator
GPIB
Si5018-EVB
Data Clock+
CLKOUT –
Jitter
Analyzer
GPIB
Synthesizer
Modulation
GPIB
Clock
Signal Source
FM
Source
Figure 1. Test Configuration for Jitter Tolerance, Transfer, and Generation
Rev. 1.0
3
相关PDF资料 |
PDF描述 |
|---|---|
| SI5020-EVB | BOARD EVALUATION FOR SI5020 |
| SI5023-EVB | BOARD EVALUATION FOR SI5023 |
| SI5110-EVB | BOARD EVALUATION FOR SI5110 |
| SI5320-EVB | BOARD EVALUATION FOR SI5320 |
| SI5321-EVB | BOARD EVALUATION FOR SI5321 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SI-50190-F | 制造商:Bel Fuse 功能描述:- Trays |
| SI-50191-F | 制造商:BEL 制造商全称:Bel Fuse Inc. 功能描述:SI-50191-F |
| SI-50192 | 制造商:BEL 制造商全称:Bel Fuse Inc. 功能描述:SI-50192 |
| SI-50193 | 制造商:BEL 制造商全称:Bel Fuse Inc. 功能描述:SI-50193 |
| SI-50193-F | 功能描述:CONN MAGJACK 1PORT 10/100BTX RoHS:是 类别:连接器，互连式 >> 模块 - 带磁性元件的插座 系列:MagJack® ST SI-50000 标准包装:63 系列:Mag45 连接器类型:RJ45 端口数:1 行数:1 安装类型:面板安装，通孔，直角 速度:10/100 Base-T 板上方高度:0.555"（14.10mm） LED 颜色:绿 - 绿 每一插座芯体的数目:5 屏蔽:屏蔽 翼片方向:上 特点:板锁 包装:托盘 |
发布紧急采购，3分钟左右您将得到回复。