- 您现在的位置：买卖IC网 > PDF目录16483 > SI5319-EVB (Silicon Laboratories Inc)BOARD EVALUATION SI5319 PDF资料下载
参数资料
| 型号： | SI5319-EVB |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 1/50页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION SI5319 |
| 标准包装： | 1 |
| 主要目的： | 计时，时钟乘法器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | SI5319 |
| 主要属性： | 1 输入，1 输出 |
| 次要属性： | CML，CMOS，LVDS，LVPECL |
| 已供物品： | 板，CD，文档 |
当前第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页
Rev. 1.0 12/10
Copyright 2010 by Silicon Laboratories
Si5319
Features
Generates any frequency from 2 kHz to 945 MHz and
select frequencies to 1.4 GHz from an input frequency of
2 kHz to 710 MHz
Ultra-low jitter clock output with jitter generation as low as
0.3 ps rms (50 kHz–80 MHz)
Integrated loop filter with selectable loop bandwidth
(60Hz to 8.4kHz)
Meets OC-192 GR-253-CORE jitter specifications
Clock or crystal input with manual clock selection
Selectable clock output signal format
(LVPECL, LVDS, CML, CMOS)
Support for ITU G.709 and custom OTN FEC ratios (e.g.
255/238, 255/237, 255/236)
Supports various frequency translations for Synchronous
Ethernet
LOL, LOS alarm outputs
I2C or SPI programmable
On-chip voltage regulator for 1.8 V ±5%, 2.5 V ±10% or
3.3 V ±10% operation
Small size: 6 x 6 mm 36-lead QFN
Pb-free, ROHS compliant
Applications
10G/40G/100G OTN line cards
SONET/SDH OC-48/STM-16 and OC-192/STM-64
line cards
GbE/10GbE, 1/2/4/8/10GFC line cards
ITU G.709 and custom FEC line cards
Synchronous Ethernet
Optical modules
Wireless basestations
Data converter clocking
DSLAM/MSANs
Test and measurement
Broadcast video
Discrete PLL replacement
Description
The Si5319 is a jitter-attenuating precision M/N clock multiplier for applications requiring sub 1 ps jitter performance. The
Si5319 accepts one clock input ranging from 2 kHz to 710 MHz and generates one clock output ranging from 2 kHz to 945 MHz
and select frequencies to 1.4 GHz. The Si5319 can also use its crystal oscillator as a clock source for free-running clock
generation. The device provides virtually any frequency translation combination across this operating range. The Si5319 input
clock frequency and clock multiplication ratio are programmable through an I2C or SPI interface. The Si5319 is based on Silicon
Laboratories' third-generation DSPLL technology, which provides any-frequency synthesis and jitter attenuation in a highly
integrated PLL solution that eliminates the need for external VCXO and loop filter components. The DSPLL loop bandwidth is
digitally programmable, providing jitter performance optimization at the application level. Operating from a single 1.8, 2.5, or
3.3 V supply, the Si5319 is ideal for providing clock multiplication and jitter attenuation in high performance timing applications.
DSPLL
Loss of Signal
Xtal or Refclock
CKIN
CKOUT
÷ N31
÷ N2
Signal Detect
Device Interrupt
VDD (1.8, 2.5, or 3.3 V)
GND
Loss of Lock
Xtal/Clock Select
I
2C/SPI Port
Control
÷ N32
XO
÷ NC1_LS
N1_HS
Rate Select
ANY-FREQUENCY PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR
相关PDF资料 |
PDF描述 |
|---|---|
| EMM11DSEN-S243 | CONN EDGECARD 22POS .156 EYELET |
| 5492020-3 | CA SM LDD SCD(NG)TO2.5BAY10FT |
| RP60-2415SG/N | CONV DC/DC 60W 18-36VIN 15VOUT |
| 6374645-5 | C/A MTRJ TO LC SM OFNR 5M1 |
| KSZ8995XA-EVAL | BOARD EVALUATION FOR KSZ8995XA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SI532 | 制造商:SILABS 制造商全称:SILABS 功能描述:DUAL FREQUENCY XO (10 MHZ TO 1.4 GHZ) |
| SI5320 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:SONET/SDH PRECISION CLOCK MULTIPLIER IC |
| SI5320BC | 制造商:SILICON 功能描述: |
| SI5320-EVB | 功能描述:时钟和定时器开发工具 19MHz 155MHz 622MHz Output 15/14 Scaling RoHS:否 制造商:Texas Instruments 产品:Evaluation Modules 类型:Clock Conditioners 工具用于评估:LMK04100B 频率:122.8 MHz 工作电源电压:3.3 V |
| SI5320-F-BC | 功能描述:时钟合成器/抖动清除器 USE 634-SI5320-G-BC RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。