参数资料
型号: SI5319A-C-GM
厂商: Silicon Laboratories Inc
文件页数: 36/50页
文件大小: 0K
描述: IC CLOCK MULT/ATTENUATOR 36QFN
标准包装: 490
系列: DSPLL®
类型: 时钟/频率倍增器,抖动衰减器,多路复用器
PLL:
主要目的: 以太网,SONET/SDH
输入: 时钟,晶体
输出: CML,CMOS,LVDS,LVPECL
电路数: 1
比率 - 输入:输出: 1:1
差分 - 输入:输出: 是/是
频率 - 最大: 1.4GHz
电源电压: 1.71 V ~ 3.63 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 36-VFQFN 裸露焊盘
供应商设备封装: 36-QFN(6x6)
包装: 托盘
Si5319
Rev. 1.0
41
7
6
XB
XA
I
Analog
External Crystal or Reference Clock.
External crystal should be connected to these pins to use internal
oscillator based reference. Refer to the Family Reference Manual for
interfacing to an external reference. The external reference must be
from a high-quality clock source (TCXO, OCXO). Frequency of crystal
or external clock is set by the RATE pins.
8, 31
19,20
GND
Supply
Ground.
Must be connected to system ground. Minimize the ground path
impedance for optimal performance of this device. Grounding these
pins does not eliminate the requirement to ground the GND PAD on
the bottom of the package.
11
15
RATE0
RATE1
I
3-Level
External Crystal or Reference Clock Rate.
Three level inputs that select the type and rate of external crystal or
reference clock to be applied to the XA/XB port. Refer to the Family
Reference Manual for settings. These pins have both a weak pull-up
and a weak pull-down; they default to M. The "HH" setting is not sup-
ported.
Note:
L setting corresponds to ground.
M setting corresponds to VDD/2.
H setting corresponds to VDD.
Some designs may require an external resistor voltage divider when
driven by an active device that will tri-state.
16
17
CKIN+
CKIN–
IMulti
Clock Input.
Differential input clock. This input can also be driven with a single-
ended signal. Input frequency range is 2 kHz to 710 MHz.
18
LOL
O
LVCMOS
PLL Loss of Lock Indicator.
This pin functions as the active high PLL loss of lock indicator if the
LOL_PIN
register bit is set to 1.
0 = PLL locked.
1 = PLL unlocked.
If LOL_PIN = 0, this pin will tristate. Active polarity is controlled by the
LOL_POL
bit. The PLL lock status will always be reflected in the
LOL_INT
read only register bit.
21
CS
I
LVCMOS
Xtal/Input Clock Select.
This pin selects the active DSPLL input clock, which can be a clock
input or a crystal input. See the FREE_EN register for free run settings.
0 = Select clock input (CKIN).
1 = Select crystal or external reference clock.
This pin should not be left open.
22
SCL
I
LVCMOS
Serial Clock/Serial Clock.
This pin functions as the serial clock input for both SPI and I2C modes.
This pin has a weak pull-down.
23
SDA_SDO
I/O
LVCMOS
Serial Data.
In I2C control mode (CMODE = 0), this pin functions as the bidirec-
tional serial data port.
In SPI control mode (CMODE = 1), this pin functions as the serial data
output.
Pin #
Pin Name
I/O
Signal Level
Description
Note:
Internal register names are indicated by underlined italics (e.g., INT_PIN. See Si5319 Register Map).
相关PDF资料
PDF描述
SI5324A-C-GM IC CLOCK MULT VARI FREQ 36VQFN
SL28504BZC-1 IC CLOCK GEN EAGLELAKE 56TSSOP
SL28504BZI-2 IC CLOCK GEN EAGLELAKE 56TSSOP
SL28506BZI-2 IC CLOCK CK505 PCIE GEN2 56TSSOP
SL28506BZI IC CLOCK CK505 PCIE GEN2 64TSSOP
相关代理商/技术参数
参数描述
SI5319A-C-GMR 功能描述:时钟合成器/抖动清除器 I2C/SPI-Program Prec Clk Xplier 1/1 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel
SI5319B-C-GL 制造商:Silicon Laboratories Inc 功能描述:MP-PROGRAMMABLE PRECISION CLOCK MULTIPLIER, 1 OUTPUT - Trays
Si5319B-C-GM 功能描述:时钟合成器/抖动清除器 mP-Progrmmabl Prec. CLK MULT 1 Out RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel
SI5319B-C-GMR 功能描述:时钟合成器/抖动清除器 mP-Program Precision Clk Xplier 1In/Out RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel
Si5319C-C-GM 功能描述:时钟合成器/抖动清除器 mP-Progrmmabl Prec. CLK MULT 1 Out RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel