- 您现在的位置：买卖IC网 > PDF目录9181 > SI5326B-C-GM (Silicon Laboratories Inc)IC ANY-RATE MULTI/ATTEN 36-QFN PDF资料下载
参数资料
| 型号： | SI5326B-C-GM |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 11/72页 |
| 文件大小： | 0K |
| 描述： | IC ANY-RATE MULTI/ATTEN 36-QFN |
| 标准包装： | 490 |
| 系列： | DSPLL® |
| 类型： | 时钟放大器，振动衰减器 |
| PLL： | 是 |
| 输入： | 时钟 |
| 输出： | CML，CMOS，LVDS，LVPECL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:2 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 808MHz |
| 除法器/乘法器： | 是/是 |
| 电源电压： | 1.71 V ~ 3.63 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 36-VFQFN 裸露焊盘 |
| 供应商设备封装： | 36-QFN（6x6） |
| 包装： | 托盘 |
| 产品目录页面： | 628 (CN2011-ZH PDF) |
| 其它名称： | 336-1745 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页
Si5326
Rev. 1.0
19
The Si5326 has two differential clock outputs. The
electrical format of each clock output is independently
programmable to support LVPECL, LVDS, CML, or
CMOS loads. If not required, the second clock output
can be powered down to minimize power consumption.
The phase difference between the selected input clock
and the output clocks is adjustable in 200 ps increments
for system skew control using the CLAT[7:0] register.
Fine phase adjustment is available and is set using the
FLAT
register bits. The nominal range and resolution of
the FLAT[14:0] skew adjustment word are: ±110 ps and
3 ps, respectively. In addition, the phase of one output
clock may be adjusted in relation to the phase of the
other output clock. The resolution varies from 800 ps to
2.2 ns depending on the PLL divider settings. See
Table 8 for instructions on ensuring output-to-output
alignment. The input to output skew is not specified.
The DSPLLsim software utility determines the phase
offset
resolution
for
a
given
input
clock/clock
multiplication ratio combination. For system-level
debugging, a bypass mode is available which drives the
output clock directly from the input clock, bypassing the
internal DSPLL. The device is powered by a single 1.8,
2.5, or 3.3 V supply.
4.1. External Reference
An external, high quality clock or a low-cost
114.285 MHz 3rd overtone crystal is used as part of a
fixed-frequency oscillator within the DSPLL. This
external reference is required for the device to perform
jitter attenuation. Silicon Laboratories recommends
using a high quality crystal. Specific recommendations
may be found in the Family Reference Manual.
In digital hold, the DSPLL remains locked and tracks the
external reference. Note that crystals can have
temperature sensitivities.
4.2. Further Documentation
Consult the Silicon Laboratories Si53xx Any Frequency
Precision Clock Family Reference Manual (FRM) for
detailed information about the Si5326 functions.
Additional design support is available from Silicon
Laboratories through your distributor.
Silicon Laboratories has developed a PC-based
software utility called DSPLLsim to simplify device
configuration, including frequency planning and loop
bandwidth selection. The FRM and this utility can be
downloaded from http://www.silabs.com/timing.
Table 8. CKOUT_ALWAYS_ON and SQ_ICAL Truth Table
CKOUT_ALWAYS_ON
SQ_ICAL
Results
0
CKOUT OFF until after the first ICAL
0
1
CKOUT OFF until after the first successful
ICAL (i.e., when LOL is low)
1
0
CKOUT always ON, including during an ICAL
1
CKOUT always ON, including during an ICAL.
Use these settings to preserve output-to-output
skew
相关PDF资料 |
PDF描述 |
|---|---|
| MAX5421CEUB+T | IC VOLTAGE DIVIDER DGLT 10MSOP |
| DS1809Z-100+ | IC DALLASTAT 100K 8-SOIC |
| VI-B7R-MW-B1 | CONVERTER MOD DC/DC 7.5V 100W |
| VE-2W3-MY-F4 | CONVERTER MOD DC/DC 24V 50W |
| MAX5431CEUB+T | IC VOLTAGE DIVIDER PGA 10-UMAX |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SI5326B-C-GMR | 功能描述:时钟合成器/抖动清除器 Precision Clk Xplier Jitter Attn 2In/Out RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| Si5326C-B-GM | 功能描述:锁相环 - PLL ANY-RATE CLK MULT JITTER ATTEN 2 OUTS RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray |
| Si5326C-C-GM | 功能描述:锁相环 - PLL ANY-RATE CLK MULT JITTER ATTEN 2 OUTS RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray |
| SI5326C-C-GMR | 功能描述:时钟合成器/抖动清除器 Precision Clk Xplier Jitter Attn 2In/Out RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| SI5326C-C-GMR-TR | 制造商:Silicon Laboratories Inc 功能描述:SLLSI5326C-C-GMR-TR CLOCK (2 KHZ TO 346 |
发布紧急采购，3分钟左右您将得到回复。