- 您现在的位置：买卖IC网 > PDF目录2108 > SI5367A-C-GQ (Silicon Laboratories Inc)IC CLOCK MULTIPLIER PROG 100TQFP PDF资料下载
参数资料
| 型号： | SI5367A-C-GQ |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 9/80页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK MULTIPLIER PROG 100TQFP |
| 标准包装： | 90 |
| 系列： | DSPLL® |
| 类型： | 时钟乘法器 |
| PLL： | 是 |
| 输入： | 时钟 |
| 输出： | CML，CMOS，LVDS，LVPECL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 4:5 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 1.42GHz |
| 除法器/乘法器： | 无/是 |
| 电源电压： | 1.71 V ~ 2.75 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-TQFP |
| 供应商设备封装： | 100-TQFP（14x14） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
Si5367
Rev. 0.5
17
3. Functional Description
The Si5367 is a low jitter, precision clock multiplier for
applications requiring clock multiplication without jitter
attenuation. The Si5367 accepts four clock inputs
ranging from 10 to 707 MHz and generates five
frequency-multiplied clock outputs ranging from 2 kHz
to 945 MHz and select frequencies to 1.4 GHz. The
device provides virtually any frequency translation
combination across this operating range. Independent
dividers are available for every input clock and output
clock, so the Si5367 can accept input clocks at different
frequencies and it can generate output clocks at
different frequencies. The Si5367 input clock frequency
and clock multiplication ratio are programmable through
an I2C or SPI interface. Silicon Laboratories offers a
PC-based software utility, DSPLLsim, that can be used
to determine the optimum PLL divider settings for a
given
input
frequency/clock
multiplication
ratio
combination that minimizes phase noise and power
consumption. This utility can be downloaded from
http://www.silabs.com/timing (click on Documentation).
The Si5367 is based on Silicon Laboratories' 3rd-
generation DSPLL technology, which provides any-
frequency synthesis in a highly integrated PLL solution
that eliminates the need for external VCXO and loop
filter components. The Si5367 PLL loop bandwidth is
digitally programmable and supports a range from
150kHz to 1.3MHz. The DSPLLsim software utility can
be used to calculate valid loop bandwidth settings for a
given input clock frequency/clock multiplication ratio.
The Si5367 monitors all input clocks for loss-of-signal
and provides a LOS alarm when it detects missing
pulses on its inputs.
In the case when the input clocks enter alarm
conditions, the PLL will freeze the DCO output
frequency near its last value to maintain operation with
an internal state close to the last valid operating state.
The Si5367 has five differential clock outputs. The
signal format of the clock outputs is programmable to
support LVPECL, LVDS, CML, or CMOS loads. If not
required, unused clock outputs can be powered down to
minimize power consumption. In addition, the phase of
each output clock may be adjusted in relation to the
other output clocks. The resolution varies from 800 ps to
2.2 ns depending on the PLL divider settings. Consult
the DSPLLsim configuration software to determine the
phase offset resolution for a given input clock/clock
multiplication
ratio
combination.
For
system-level
debugging, a bypass mode is available which drives the
output clock directly from the input clock, bypassing the
internal DSPLL. The device is powered by a single 1.8
or 2.5 V supply.
3.1. Further Documentation
Consult
the
Silicon
Laboratories
Any-Frequency
Precision Clock Family Reference Manual (FRM) for
detailed information about the Si5367. Additional design
support is available from Silicon Laboratories through
your distributor.
Silicon
Laboratories
has
developed
a
PC-based
software utility called DSPLLsim to simplify device
configuration, including frequency planning and loop
bandwidth selection. The FRM and this utility can be
downloaded from http://www.silabs.com/timing; click on
Documentation.
相关PDF资料 |
PDF描述 |
|---|---|
| SI5368A-C-GQ | IC CLK MULTIPLIER ATTEN 100TQFP |
| SI5369A-C-GQ | IC CLK MULT JITTER ATTEN 100TQFP |
| SI5374B-A-GL | IC CLK GEN/JITTER ATTEN 80LBGA |
| SI5375B-A-GL | IC CLK GEN/JITTER ATTEN 80LBGA |
| SI8241CB-B-IS1 | IC AUDIO DRIVER PWM 16-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SI5367A-C-GQR | 功能描述:时钟发生器及支持产品 mP-Program Precision Clk Multiplier 4/5 RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| Si5367B-B-GQ | 功能描述:时钟合成器/抖动清除器 uP-PROGRAMMABE CLK MULT 10 MHZ-808 MHZ RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| SI5367B-B-GQR | 制造商:Silicon Laboratories Inc 功能描述: |
| Si5367B-C-GQ | 功能描述:时钟合成器/抖动清除器 uP-PROGRAMMABE CLK MULT 10 MHZ-808 MHZ RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| SI5367B-C-GQR | 功能描述:时钟发生器及支持产品 mP-Program Precision Clk Multiplier 4/5 RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
发布紧急采购，3分钟左右您将得到回复。