- 您现在的位置：买卖IC网 > PDF目录1877 > SIP11204DLP-T1-E3 (Vishay Siliconix)IC REG CTRLR ISO PWM MLP44-16 PDF资料下载
参数资料
| 型号： | SIP11204DLP-T1-E3 |
| 厂商： | Vishay Siliconix |
| 文件页数： | 12/18页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR ISO PWM MLP44-16 |
| 标准包装： | 2,500 |
| PWM 型： | 控制器 |
| 输出数： | 1 |
| 电源电压： | 5.5 V ~ 13 V |
| 降压： | 无 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 是 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | PowerPAK? MLP44-16 |
| 包装： | 带卷 (TR) |
SiP11203, SiP11204
Vishay Siliconix
MOSFETs will then transition directly from diode-mode
SYNCHRONOUS RECTIFIER PHASE-IN AND
RISING EDGE DELAY (CONT’D)
The three modes of operation experienced during
synchronous rectifier phase-in are, in order :
? Some number of converter switching cycles may
occur during which ? T DEL ?? 2/f CONVERTER . During
this interval, the synchronous rectifiers are held off
for a long enough time that they will act as conven
ional diodes only. This interval of operation will be
some portion of the time it takes for the voltage on
the V REF pin to climb to its final 1.225 V value.
? Some number of converter switching cycles will
occur during which 2/f CONVERTER > ? T DEL >
? T DEL(FINAL) . During this interval, the synchronous
rectifiers are held off for a portion of their possible
conduction interval, with that percentage
decreasing in a 1/x fashion from 100 % of their
possible conduction time to a percentage set by
R DEL and f CONVERTER . This interval of operation
will be the remainder of the time it takes for the
voltage on the V REF pin to climb to its final 1.225 V
value.
? W hen V REF is equal to 1.225 V, normal converter
operation occurs, with the synchronous rectifiers
being held off for a time T DEL(FINAL) . This final delay
time can be made equal to the inherent propagation
delay of the IC’s output drivers, as described below.
The synchronous rectifier phase-in is diagrammed in
Figure 7.
Connecting R DEL to V L will completely disable the
synchronous rectifier phase-in circuitry. The rectifier
Rising edge delay red u ces d u ring phase-in. Phase-in
period set R DEL
full synchronous rectifier operation when the IC’s V L
supply exceeds the UVLO R threshold. The residual
rising-edge delay otherwise introduced by R DEL will
also be set to zero. (Note: By examination of the above
equations, grounding the R DEL pin could be another
means of setting ? T DEL to zero. Doing so is not
recommended in practice as this will cause
unnecessary power dissipation in the IC: the supply
current will increase by 0.15 mA if R DEL is connected
to V L , but by 0.5 mA if this pin is shorted to ground.
Also, due to the internal circuitry of the ICs, the
propagation delay time is reduced by several
nanoseconds when the R DEL pin is connected to V L as
opposed to when it is grounded.)
In some applications it is desirable to make use of the
rectifier phase-in feature while eliminating the residual
? T DEL . To achieve this, the appropriate resistance
should be connected from the R DEL pin to ground, and
the R DEL pin should be pulled up to V L using a suitable
op-amp or comparator, such as the LMV321M7, once
the output voltage of the converter approaches its final
value. In such a circuit, V CC for the op-amp or
comparator should be obtained from V L of the
SiP11203/SiP11204.
The phase-in of synchronous rectification helps to
prevent disturbances in the output voltage at start-up,
which could occur due to the differential in output
voltage drop which occurs when the rectifier
MOSFETs make an abrupt transition from operation as
diodes to operation as synchronous rectifiers.
Rising edge delay d u ring normal operation. Period set
b y R DEL ( N ote: can b e set to zero)
I N A
I N A
OUT A
OUT A
I N B
I N B
OUT B
Phase-In finished
OUT B
time
Phase-In period
Figure 7. The SiP11203/SiP11204 gate-drive output signals are delayed during phase-in prevent disturbing the output voltage
www.vishay.com
12
Document Number: 73868
S11-0975–Rev. C, 16-May-11
This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
相关PDF资料 |
PDF描述 |
|---|---|
| SIP11205DLP-T1-E3 | IC REG CTRLR ISO PWM MLP44-16 |
| SIP11206DLP-T1-E3 | IC REG CTRLR ISO PWM MLP44-16 |
| SIP12107DMP-T1-GE3 | IC REG BUCK SYNC ADJ QFN33-16L |
| SIP12502DMP-50-E3 | IC BOOST REG 5.0V PPAK MLP33-6 |
| SIP12506DMP-T1-E3 | IC REG BOOST ADJ 1.6A MLP33-6 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SIP11205 | 制造商:VISHAY 制造商全称:Vishay Siliconix 功能描述:Feed-Forward Controller with Primary MOSFET Drivers for Intermediate Bus Converters |
| SIP11205DLP-T1-E3 | 功能描述:开关变换器、稳压器与控制器 Feed-Fwd Controller with MOSFET Drivers RoHS:否 制造商:Texas Instruments 输出电压:1.2 V to 10 V 输出电流:300 mA 输出功率: 输入电压:3 V to 17 V 开关频率:1 MHz 工作温度范围: 安装风格:SMD/SMT 封装 / 箱体:WSON-8 封装:Reel |
| SIP11205DQP-T1-E3 | 功能描述:开关变换器、稳压器与控制器 Feed-Fwd Controller with MOSFET Drivers RoHS:否 制造商:Texas Instruments 输出电压:1.2 V to 10 V 输出电流:300 mA 输出功率: 输入电压:3 V to 17 V 开关频率:1 MHz 工作温度范围: 安装风格:SMD/SMT 封装 / 箱体:WSON-8 封装:Reel |
| SIP11206 | 制造商:VISHAY 制造商全称:Vishay Siliconix 功能描述:Half-Bridge Controller with Primary MOSFET Drivers for Intermediate Bus Converters |
| SIP11206DLP-T1-E3 | 功能描述:开关变换器、稳压器与控制器 Half-Bridge with MOSFET Drivers RoHS:否 制造商:Texas Instruments 输出电压:1.2 V to 10 V 输出电流:300 mA 输出功率: 输入电压:3 V to 17 V 开关频率:1 MHz 工作温度范围: 安装风格:SMD/SMT 封装 / 箱体:WSON-8 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。