参数资料
| 型号： | SIP4613BDVP-T1-E3 |
| 厂商： | Vishay Siliconix |
| 文件页数： | 4/10页 |
| 文件大小： | 0K |
| 描述： | IC LOAD SW HISIDE 1A SC75-6 |
| 标准包装： | 3,000 |
| 类型： | 高端开关 |
| 输出数： | 1 |
| Rds（开）： | 250 毫欧 |
| 内部开关： | 是 |
| 电流限制： | 1A |
| 输入电压： | 2.4 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | PowerPAK? TSC-75-6 |
| 供应商设备封装： | PowerPAK? TSC75-6 |
| 包装： | 带卷 (TR) |
SiP4613A, SiP4613B
Vishay Siliconix
DETAILED DESCRIPTION
The SiP4613A, SiP4613B limits load current by sampling the
pass transistor current and passing that through an external
resistor, R SET . The voltage across R SET , V SET , is then
compared with an internal reference voltage, V REF . In the
event that load current surpasses the set limit current, V SET
will exceed V REF causing the pass transistor gate voltage to
increase, thereby reducing the gate to source voltage of the
PMOS switch and regulating its current back down to I LIMIT .
Setting the Current Limit Level
Setting the current limit level on the SiP4613A, SiP4613B
requires some care to ensure the maximum current required
by the load will not trigger the current limit circuitry. The
minimum current limit threshold should be determined by
taking the maximum current required by the load, I LOAD , and
It then follows that assuming an ambient temperature of
70 °C, the maximum power dissipation will be limited to about
419 mW.
There is C L pin designed to indicate the current limit status of
SiP4613. A typical 5 k Ω resistor is required to connect
between C L pin and IN pin. In the event of the output over
load, the current limit flag pin C L will go low to indicate the
current limit status of the device. Figure 2 shows the voltage
on C L pin go low after output short.
adding 25 % headroom. The SiP4613A, SiP4613B has a
current limit tolerance of 25 %, which is largely a result of
process variations from part to part, and also temperature
and V IN /V OUT variances. Thus, to ensure that the actual
current limit is never below the desired current limit a 1/0.80
= 1.25 coefficient needs to be added to the calculations.
Knowing the maximum load current required, the value of
R SET is calculated as follows.
V OUT (500 m V /di v )
50 μ s/di v
Figure 2
CL (5 00 mV/div)
V OUT = 2.4 V
R SET = 6. 8 1 k Ω
R SET = R SET coefficient/I LIMIT
where I LIMIT = (I LOAD x 1.25) x 1.20 and R SET coefficient is
3460 for a 500 mA current limit. For typical R SET coefficient
values given a limit current refer to the "Typical
Characteristics" section.
Operation at Current Limit and Thermal Shutdown
In the event that a load higher than I LIMIT is demanded of the
SiP4613A, SiP4613B the load current will stay fixed at the
current limit established by R SET . However, since the
required current is not supplied, the voltage at OUT will drop.
The increase in V IN - V OUT will cause the chip to dissipate
more heat. The power dissipation for the SiP4613A,
SiP4613B can be expressed as
The voltage signal in C L pin is not only used to indicate the
output short circuit status. It is also used to indicate the
thermal protection status of the device. Once the thermal
protection is activated in the severe output short circuit
condition, the voltage signal on the C L pin will run into the
thermal protection cycling. Figure 3 shows the voltage
waveform of C L pin after activation of the thermal protection
circuit due to the severe short circuit status of the device’s
output.
V OUT = 5.5 V
R SET = 6. 8 1 k Ω
V OUT (2 V/div)
CL (2 V /di v )
P = I LOAD x (V IN - V OUT )
Once this exceeds the maximum power dissipation of the
package, the die temperature will rise. When the die
temperature exceeds an over-temperature limit of 165 °C,
the SiP4613A, SiP4613B will shut down until it has cooled
down to 145 °C, before starting up again. As can be seen in
the figure below, the SiP4613A, SiP4613B will continue to
cycle on and off until the load is reduced or the part is turned
off (see figure 4 on next page).
The maximum power dissipation in any application is
dependant on the maximum junction temperature,
T J(MAX) = 125 °C, the junction-to-ambient thermal resistance
for the TSC75-6 package, θ J-A = 131 °C/W, and the ambient
temperature, T A , which may be formulaically expressed as:
20 ms/di v
Figure 3
The thermal protection is the final protection to the device.
The device will be completely shut down including the open
drain current limit indicator pin C L until the device
temperature drop below 145 °C.
P (max) =
www.vishay.com
4
T J (max) - T A
θ J - A
=
125 - T A
131
Document Number: 69998
S-82461-Rev. B, 06-Oct-08
相关PDF资料 |
PDF描述 |
|---|---|
| SMB01-421R1 | CONN RACK & PANEL MALE 42POS |
| SP1086V1-L-3-3/TR | IC REG LDO 3.3V 1.5A TO263-3 |
| SP2525A-2EN-L/TR | IC USB PWR SW HIGH-SIDE 8NSOIC |
| SP2526A-2EN-L/TR | IC USB PWR SW HI-SIDE DL 8NSOIC |
| SP2996BEN-L/TR | IC REG BUS TERM 2A DDR 8NSOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SIP-4701-01-1000-A | 制造商:TT Electronics / IRC 功能描述:SIP-4701-01-1000-A |
| SIP-4701-01-1000-B | 制造商:TT Electronics / IRC 功能描述:SIP-4701-01-1000-B |
| SIP-4701-01-1000-F | 制造商:TT Electronics / IRC 功能描述:SIP-4701-01-1000-F |
| SIP-4701-01-1001-A | 制造商:TT Electronics / IRC 功能描述:SIP-4701-01-1001-A |
| SIP-4701-01-1001-B | 制造商:TT Electronics / IRC 功能描述:SIP-4701-01-1001-B |
发布紧急采购，3分钟左右您将得到回复。