- 您现在的位置：买卖IC网 > PDF目录98082 > SL28PCIE26ALIT (SILICON LABORATORIES) OTHER CLOCK GENERATOR, QCC32 PDF资料下载
参数资料
| 型号： | SL28PCIE26ALIT |
| 厂商： | SILICON LABORATORIES |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | OTHER CLOCK GENERATOR, QCC32 |
| 封装： | 5 X 5 MM, LEAD FREE, QFN-32 |
| 文件页数： | 13/14页 |
| 文件大小： | 232K |
| 代理商： | SL28PCIE26ALIT |
SL28PCIe26
DOC#: SP-AP-0774 (Rev. AA)
Page 8 of 14
.
PD# (Power down) Clarification
The CKPWRGD/PD# pin is a dual-function pin. During initial
power up, the pin functions as CKPWRGD. Once CKPWRGD
has been sampled HIGH by the clock chip, the pin assumes
PD# functionality. The PD# pin is an asynchronous active
LOW input used to shut off all clocks cleanly before shutting
off power to the device. This signal is synchronized internally
to the device before powering down the clock synthesizer. PD#
is also an asynchronous input for powering up the system.
When PD# is asserted LOW, clocks are driven to a LOW value
and held before turning off the VCOs and the crystal oscillator.
PD# (Power down) Assertion
When PD is sampled HIGH by two consecutive rising edges
of SRCC, differential clocks must held LOW. When PD mode
is desired as the initial power on state, PD must be asserted
HIGH in less than 10
s after asserting CKPWRGD.
PD# Deassertion
The power up latency is less than 1.8 ms. This is the time from
the deassertion of the PD# pin or the ramping of the power
supply until the time that stable clocks are generated from the
clock chip. All differential outputs stopped in a three-state
condition, resulting from power down are driven high in less
than 300
s of PD# deassertion to a voltage greater than
200 mV. After the clock chip’s internal PLL is powered up and
locked, all outputs are enabled within a few clock cycles of
each clock. Figure 2 is an example showing the relationship of
clocks coming up.
.
40
OTP_4
OTP_ID
Idenification for programmed device
30
OTP_3
21
OTP_2
10
OTP_1
01
OTP_0
Bit
@Pup
Name
Description
Table 4. Output Driver Status
All Differential Clocks
Clock
Clock#
PD# = 0 (Power down)
Low
Figure 1. Power down Assertion Timing Waveform
Figure 2. Power down Deassertion Timing Waveform
相关PDF资料 |
PDF描述 |
|---|---|
| SL28PCIE26ALI | OTHER CLOCK GENERATOR, QCC32 |
| SL28PCIE26ALC | OTHER CLOCK GENERATOR, QCC32 |
| SL28SRC01BZC | OTHER CLOCK GENERATOR, PDSO16 |
| SL38160AZI-18AH | 148.5 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| SL38160AZC-24AH | 148.5 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SL28PCIe30ALC | 功能描述:时钟发生器及支持产品 6outputs 3sngl ended 25MHz crystal input RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| SL28PCIe30ALCT | 功能描述:时钟发生器及支持产品 6outputs 3sngl ended 25MHz crystal input RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| SL28PCIe30ALI | 功能描述:时钟发生器及支持产品 6outputs 3sngl ended 25MHz crystal input RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| SL28PCIe30ALIT | 功能描述:时钟发生器及支持产品 6outputs 3sngl ended 25MHz crystal input RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| SL28PCIe30LC | 功能描述:时钟发生器及支持产品 6outputs 3sngl ended 25MHz crystal input RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
发布紧急采购，3分钟左右您将得到回复。