参数资料
型号: SMJ320C6203S16
厂商: Texas Instruments, Inc.
元件分类: 数字信号处理
英文描述: FLOATING-POINT DIGITAL SIGNAL PROCESSOR
中文描述: 浮点数字信号处理器
文件页数: 42/64页
文件大小: 939K
代理商: SMJ320C6203S16
SGUS030B
APRIL 2000
REVISED MAY 2001
42
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
1443
HOLD/HOLDA TIMING
timing requirements for the hold/hold acknowledge cycles
(see Figure 24)
NO.
C6701-14
C6701-16
UNIT
MIN
MAX
1
tsu(HOLDH-CKO1H)
th(CKO1H-HOLDL)
HOLD is synchronized internally. Therefore, if setup and hold times are not met, it will either be recognized in the current cycle or in the next cycle.
Thus, HOLD can be an asynchronous input.
Setup time, HOLD high before CLKOUT1 high
5
ns
2
Hold time, HOLD low after CLKOUT1 high
2
ns
switching characteristics for the hold/hold acknowledge cycles
(see Figure 24)
NO.
PARAMETER
C6701-14
C6701-16
UNIT
MIN
MAX
3
tR(HOLDL-EMHZ)
tR(EMHZ-HOLDAL)
tR(HOLDH-HOLDAH)
td(CKO1H-HOLDAL)
td(CKO1H-BHZ)
td(CKO1H-BLZ)
tR(HOLDH-BLZ)
P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.
§
All pending EMIF transactions are allowed to complete before HOLDA is asserted. The worst cases for this is an asynchronous read or write
with external ARDY used or a minimum of eight consecutive SDRAM reads or writes when RBTR8 = 1. If no bus transactions are occurring, then
the minimum delay time can be achieved. Also, bus hold can be indefinitely delayed by setting the NOHOLD = 1.
EMIF Bus consists of CE[3:0], BE[3:0], ED[31:0], EA[21:2], ARE, AOE, AWE, SSADS, SSOE, SSWE, SDA10, SDRAS, SDCAS, and SDWE.
*This parameter is not tested.
Response time, HOLD low to EMIF high impedance
4P
§
ns
4
Response time, EMIF high impedance to HOLDA low
2P
ns
5
Response time, HOLD high to HOLDA high
4P
7P
ns
6
Delay time, CLKOUT1 high to HOLDA valid
Delay time, CLKOUT1 high to EMIF Bus high impedance
Delay time, CLKOUT1 high to EMIF Bus low impedance
Response time, HOLD high to EMIF Bus low impedance
1
8
ns
7
*1
*8
ns
8
*1
*12
ns
9
3P
6P
ns
DSP Owns Bus
External Requester
DSP Owns Bus
C6701
Ext Req
C6701
8
7
3
4
6
6
1
2
CLKOUT1
HOLD
HOLDA
EMIF Bus
1
5
9
2
EMIF Bus consists of CE[3:0], BE[3:0], ED[31:0], EA[21:2], ARE, AOE, AWE, SSADS, SSOE, SSWE, SDA10, SDRAS, SDCAS, and SDWE.
Figure 24. HOLD/HOLDA Timing
相关PDF资料
PDF描述
SMJ320C6203W14 FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SMJ320C6203W16 FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SMJ320C6701S14 FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SMJ320C6701S16 FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SMJ320C6701W14 FLOATING-POINT DIGITAL SIGNAL PROCESSOR
相关代理商/技术参数
参数描述
SMJ320C6203W14 制造商:TI 制造商全称:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SMJ320C6203W16 制造商:TI 制造商全称:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SMJ320C6205GHK200 制造商:TI 制造商全称:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
SMJ320C6205GHKA200 制造商:TI 制造商全称:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
SMJ320C6205ZHK200 制造商:TI 制造商全称:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR