参数资料
型号: SN54LS490FK
厂商: TEXAS INSTRUMENTS INC
元件分类: 计数器
英文描述: LS SERIES, ASYN NEGATIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, CQCC20
封装: CERAMIC, LCC-20
文件页数: 8/9页
文件大小: 147K
代理商: SN54LS490FK
SN54LS490, SN74LS490
DUAL 4-BIT DECADE COUNTERS
SDLS125A – OCTOBER 1976 – REVISED JULY 1998
8
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION
tPHL
tPLH
tPHL
LOAD CIRCUIT
FOR 3-STATE OUTPUTS
1.3 V
High-Level
Pulse
Low-Level
Pulse
tw
VOLTAGE WAVEFORMS
PULSE DURATIONS
Input
Out-of-Phase
Output
(see Note F)
1.3 V
3 V
0 V
VOL
VOH
VOL
In-Phase
Output
(see Note F)
1.3 V
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
VCC
RL
Test
Point
From Output
Under Test
CL
(see Note A)
LOAD CIRCUIT
FOR OPEN-COLLECTOR OUTPUTS
LOAD CIRCUIT FOR
BI-STATE
TOTEM-POLE OUTPUTS
(see Note B)
VCC
RL
From Output
Under Test
CL
(see Note A)
Test
Point
(see Note B)
VCC
RL
From Output
Under Test
CL
(see Note A)
Test
Point
5 k
NOTES: A. CL includes probe and jig capacitance.
B. All diodes are 1N3064 or equivalent.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
E. All input pulses are supplied by generators having the following characteristics: PRR
≤ 1 MHz, ZO ≈ 50 , tr ≤ 15 ns, tf ≤ 6 ns.
F. S1 and S2 are closed for tPLH, tPHL, tPHZ, and tPLZ; S1 is open and S2 is closed for tPZH; S1 is closed and S2 is open for tPZL.
G. The outputs are measured one at a time with one input transition per measurement.
S1
S2
tPHZ
tPLZ
tPZL
tPZH
1.3 V
3 V
0 V
th
tsu
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
Timing
Input
Data
Input
1.3 V
3 V
0 V
Output
Control
(low-level
enabling)
Waveform 1
S2 Open
(see Notes C
and F)
Waveform 2
S2 Closed
(see Notes C
and F)
[1.5 V
VOH – 0.3 V
VOL + 0.3 V
[1.5 V
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS
Figure 2. Load Circuits and Voltage Waveforms
相关PDF资料
PDF描述
SN54LS498L883B PARALLEL IN PARALLEL OUT SHIFT REGISTER, MQCC28
SN54LS498JS883B PARALLEL IN PARALLEL OUT SHIFT REGISTER, CDIP24
SN54LS498JS PARALLEL IN PARALLEL OUT SHIFT REGISTER, CDIP24
SN74LS498JS PARALLEL IN PARALLEL OUT SHIFT REGISTER, CDIP24
SN54LS51W LS SERIES, DUAL 6-INPUT AND-OR-INVERT GATE, CDFP14
相关代理商/技术参数
参数描述
SN54LS49J 制造商:Texas Instruments 功能描述:Decoder/Driver Single 4-to-7 14-Pin CDIP Tube
SN54LS51BFK 制造商:Rochester Electronics LLC 功能描述:- Bulk
SN54LS51J 制造商:Texas Instruments 功能描述:AND-OR-Invert Gate 2-Element 2 Wide 2-IN/3-IN Bipolar 14-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:AND-OR-INVERT GATE 2-ELEM 2 WIDE 2-IN BIPOLAR 14CDIP - Rail/Tube
SN54LS534J883B 制造商:MMI 功能描述:NEW
SN54LS540J 制造商:Texas Instruments 功能描述:Buffer/Line Driver 8-CH Inverting 3-ST Bipolar 20-Pin CDIP Tube 制造商:Texas Instruments 功能描述:BFFR/LINE DRVR 8CH INV 3-ST BIPOLAR 20CDIP - Rail/Tube