- 您现在的位置：买卖IC网 > PDF目录225203 > SN74ALVC7803-40DLR (TEXAS INSTRUMENTS INC) 512 X 18 OTHER FIFO, 20 ns, PDSO56 PDF资料下载
参数资料
| 型号： | SN74ALVC7803-40DLR |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | FIFO |
| 英文描述： | 512 X 18 OTHER FIFO, 20 ns, PDSO56 |
| 封装： | 0.300 INCH, SSOP-56 |
| 文件页数： | 1/16页 |
| 文件大小： | 253K |
| 代理商： | SN74ALVC7803-40DLR |
SN74ALVC7803
512 × 18
CLOCKED FIRST IN, FIRST OUT MEMORY
SDAS274 JANUARY 1995
Copyright
1995, Texas Instruments Incorporated
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
Operates at 3-V to 3.6-V V
CC
Free-Running Read and Write Clocks Can
Be Asynchronous or Coincident
Read and Write Operations Synchronized to
Independent System Clocks
Low-Power Advanced CMOS Technology
Half-Full Flag and Programmable
Almost-Full/Almost-Empty Flag
Bidirectional Configuration and Width
Expansion Without Additional Logic
Input-Ready Flag Synchronized to Write
Clock
Output-Ready Flag Synchronized to Read
Clock
Fast Access Times of 13 ns With a 50-pF
Load and All Data Outputs Switching
Simultaneously
Data Rates From 0 to 50 MHz
Pin Compatible With SN74ACT7803
Packaged in Shrink Small-Outline 300-mil
Package (DL) Using 25-mil Center-to-Center
Lead Spacing
description
The SN74ALVC7803 FIFO is suited for buffering
asynchronous data paths at 50-MHz clock rates
and 13-ns access times and is designed for 3-V to
3.6-V VCC operation. The 56-pin shrink small-
outline (DL) package offers greatly reduced board
space over DIP, PLCC, and conventional SOIC
packages. Two devices can be configured for
bidirectional data buffering without additional
logic.
The write clock (WRTCLK) and read clock (RDCLK) should be free running and can be asynchronous or
coincident. Data is written to memory on the rising edge of WRTCLK when WRTEN1 is high, WRTEN2 is low,
and input ready (IR) is high. Data is read from memory on the rising edge of RDCLK when RDEN, OE1, and
OE2 are low and output ready (OR) is high. The first word written to memory is clocked through to the output
buffer regardless of the RDEN, OE1, and OE2 levels. The OR flag indicates that valid data is present on the
output buffer.
The FIFO can be reset asynchronously to WRTCLK and RDCLK. RESET must be asserted while at least four
WRTCLK and four RDCLK rising edges occur to clear the synchronizing registers. Resetting the FIFO initializes
the IR, OR, and half-full (HF) flags low and the almost-full /almost-empty (AF/AE) flag high. The FIFO must be
reset upon power up.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
RESET
D17
D16
D15
D14
D13
D12
D11
D10
VCC
D9
D8
GND
D7
D6
D5
D4
D3
D2
D1
D0
HF
PEN
AF/AE
WRTCLK
WRTEN2
WRTEN1
IR
OE1
Q17
Q16
Q15
GND
Q14
VCC
Q13
Q12
Q11
Q10
Q9
GND
Q8
Q7
Q6
Q5
VCC
Q4
Q3
Q2
GND
Q1
Q0
RDCLK
RDEN
OE2
OR
DL PACKAGE
(TOP VIEW)
相关PDF资料 |
PDF描述 |
|---|---|
| SN74ALVCH16541DGGR | ALVC/VCX/A SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48 |
| SN74AS1008ADE4 | AS SERIES, QUAD 2-INPUT AND GATE, PDSO14 |
| SN74AS286DRE4 | AS SERIES, 9-BIT PARITY GENERATOR/CHECKER, TRUE OUTPUT, PDSO14 |
| SN74AS757NSRG4 | AS SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20 |
| SN74AUC1G86YZAR | AUC SERIES, 1-INPUT XOR GATE, PBGA5 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SN74ALVC7804-25DL | 功能描述:先进先出 16-Bit Bus Trnscvr With 3-State Outputs RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装: |
| SN74ALVC7804-25DLR | 功能描述:先进先出 512 x 18 3.3-V ASynch 先进先出 Memory RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装: |
| SN74ALVC7804-40DL | 功能描述:先进先出 16-Bit Bus Trnscvr With 3-State Outputs RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装: |
| SN74ALVC7804-40DLR | 功能描述:先进先出 512 x 18 3.3-V ASynch 先进先出 Memory RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装: |
| SN74ALVC7805-20DL | 功能描述:先进先出 16-Bit Reg Trnscvr With 3-State Outputs RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装: |
发布紧急采购，3分钟左右您将得到回复。