- 您现在的位置：买卖IC网 > PDF目录97064 > SN74ALVTH16841DGVR (TEXAS INSTRUMENTS INC) ALVT SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56 PDF资料下载
参数资料
| 型号： | SN74ALVTH16841DGVR |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 总线收发器 |
| 英文描述： | ALVT SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56 |
| 封装： | PLASTIC, TVSOP-56 |
| 文件页数： | 1/9页 |
| 文件大小： | 143K |
| 代理商： | SN74ALVTH16841DGVR |
SN54ALVTH16841, SN74ALVTH16841
2.5-V/3.3-V 20-BIT BUS-INTERFACE D-TYPE LATCHES
WITH 3-STATE OUTPUTS
SCES077B – JULY 1996 – REVISED JULY 1997
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D Members of the Texas Instruments
Widebus
Family
D High-Impedance State During Power Up
and Power Down
D 5-V I/O Compatible
D High-Drive Capability (–32 mA/64 mA)
D Typical VOLP (Output Ground Bounce)
< 0.8 V at VCC = 3.3 V, TA = 25°C
D Auto 3-State Eliminates Bus Current
Loading When Voltage at the Output
Exceeds VCC
D Bus Hold on Data Inputs Eliminates the
Need for External Pullup/Pulldown
Resistors
D Power Off Disables Inputs/Outputs,
Permitting Live Insertion
D Package Options Include Plastic 300-mil
Shrink Small-Outline (DL), Thin Shrink
Small-Outline (DGG), Thin Very
Small-Outline (DGV) Packages, and 380-mil
Fine-Pitch Ceramic Flat (WD) Package
description
The ’ALVTH16841 are 20-bit bus-interface D-type
latches with 3-state outputs designed for 2.5-V or
3.3-V VCC operation, but with the capability to
provide a TTL interface to a 5-V system
environment.
The ’ALVTH16841 features 3-state outputs
designed specifically for driving highly capacitive
or relatively low-impedance loads. This device is
particularly suitable for implementing buffer
registers, unidirectional bus drivers, and working
registers.
The ’ALVTH16841 can be used as two 10-bit latches or one 20-bit latch. The 20 latches are transparent D-type
latches. The device has noninverting data (D) inputs and provides true data at its outputs. While the latch-enable
(1LE or 2LE) input is high, the Q outputs of the corresponding 10-bit latch follow the D inputs. When LE is taken
low, the Q outputs are latched at the levels set up at the D inputs.
A buffered output-enable (1OE or 2OE) input can be used to place the outputs of the corresponding 10-bit latch
in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state,
the outputs neither load nor drive the bus lines significantly.
The output-enable (OE) input does not affect the internal operation of the latches. Old data can be retained or
new data can be entered while the outputs are in the high-impedance state.
Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.
PRODUCT
PREVIEW
Copyright
1997, Texas Instruments Incorporated
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Widebus is a trademark of Texas Instruments Incorporated.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
1OE
1Q1
1Q2
GND
1Q3
1Q4
VCC
1Q5
1Q6
1Q7
GND
1Q8
1Q9
1Q10
2Q1
2Q2
2Q3
GND
2Q4
2Q5
2Q6
VCC
2Q7
2Q8
GND
2Q9
2Q10
2OE
1LE
1D1
1D2
GND
1D3
1D4
VCC
1D5
1D6
1D7
GND
1D8
1D9
1D10
2D1
2D2
2D3
GND
2D4
2D5
2D6
VCC
2D7
2D8
GND
2D9
2D10
2LE
SN54ALVTH16841 . . . WD PACKAGE
SN74ALVTH16841 ... DGG, DGV, OR DL PACKAGE
(TOP VIEW)
相关PDF资料 |
PDF描述 |
|---|---|
| SN74AS1000N-10 | AS SERIES, QUAD 2-INPUT NAND GATE, PDIP14 |
| SN74AS1008ADRE4 | AS SERIES, QUAD 2-INPUT AND GATE, PDSO14 |
| SN74AS1032N-10 | AS SERIES, QUAD 2-INPUT OR GATE, PDIP14 |
| SN74AS1034DR | AS SERIES, HEX 1-INPUT NON-INVERT GATE, PDSO14 |
| SN74AS1034D | AS SERIES, HEX 1-INPUT NON-INVERT GATE, PDSO14 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SN74ALVTH32244KR | 功能描述:缓冲器和线路驱动器 2.5/3.3V 32bit RoHS:否 制造商:Micrel 输入线路数量:1 输出线路数量:2 极性:Non-Inverting 电源电压-最大:+/- 5.5 V 电源电压-最小:+/- 2.37 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Reel |
| SN74ALVTH32373KR | 功能描述:闭锁 2.5/3.3V 32bit RoHS:否 制造商:Micrel 电路数量:1 逻辑类型:CMOS 逻辑系列:TTL 极性:Non-Inverting 输出线路数量:9 高电平输出电流: 低电平输出电流: 传播延迟时间: 电源电压-最大:12 V 电源电压-最小:5 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:SOIC-16 封装:Reel |
| SN74ALVTH32374KR | 功能描述:触发器 2.5/3.3V 32bit RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel |
| SN74ALVTHR16245DL | 功能描述:总线收发器 16-Bit Edg-Trig D-Ty F-F W/3-State Otpt RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
| SN74ALVTHR16245GR | 功能描述:总线收发器 18-Bit Univ Bus Trncvr W/3-St Otpt RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。