- 您现在的位置：买卖IC网 > PDF目录97076 > SN74LS163AD (ON SEMICONDUCTOR) LS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16 PDF资料下载
参数资料
| 型号： | SN74LS163AD |
| 厂商： | ON SEMICONDUCTOR |
| 元件分类： | 计数器 |
| 英文描述： | LS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16 |
| 封装： | PLASTIC, SOIC-16 |
| 文件页数： | 3/8页 |
| 文件大小： | 199K |
| 代理商： | SN74LS163AD |
SN74LS161A, SN74LS163A
http://onsemi.com
3
LS161A LS163A
0123
4
5
6
7
8
9
10
11
12
13
14
15
Count Enable = CEP CET PE
TC for LS161A & LS163A = CET Q0 Q1 Q2 Q3
Preset = PE CP + (rising clock edge)
Reset = MR (LS161A)
Reset = SR CP + (rising clock edge)
Reset = (LS163A)
STATE DIAGRAM
LOGIC EQUATIONS
FUNCTIONAL DESCRIPTION
The LS161A/163A are 4-bit synchronous counters with
a synchronous Parallel Enable (Load) feature. The counters
consist of four edge-triggered D flip-flops with the
appropriate data routing networks feeding the D inputs. All
changes of the Q outputs (except due to the asynchronous
Master Reset in the LS161A) occur as a result of, and
synchronous with, the LOW to HIGH transition of the Clock
input (CP). As long as the set-up time requirements are met,
there are no special timing or activity constraints on any of
the mode control or data inputs.
Three control inputs — Parallel Enable (PE), Count
Enable Parallel (CEP) and Count Enable Trickle (CET) —
select the mode of operation as shown in the tables below.
The Count Mode is enabled when the CEP, CET, and PE
inputs are HIGH. When the PE is LOW, the counters will
synchronously load the data from the parallel inputs into the
flip-flops on the LOW to HIGH transition of the clock.
Either the CEP or CET can be used to inhibit the count
sequence. With the PE held HIGH, a LOW on either the CEP
or CET inputs at least one set-up time prior to the LOW to
HIGH clock transition will cause the existing output states
to be retained. The AND feature of the two Count Enable
inputs (CETCEP) allows synchronous cascading without
external gating and without delay accumulation over any
practical number of bits or digits.
The Terminal Count (TC) output is HIGH when the Count
Enable Trickle (CET) input is HIGH while the counter is in
its maximum count state (HLLH for the BCD counters,
HHHH for the Binary counters). Note that TC is fully
decoded and will, therefore, be HIGH only for one count
state.
The LS161A and LS163A count modulo 16 following a
binary sequence. They generate a TC when the CET input is
HIGH while the counter is in state 15 (HHHH). From this
state they increment to state 0 (LLLL).
The Master Reset (MR) of the LS161A is asynchronous.
When the MR is LOW, it overrides all other input conditions
and sets the outputs LOW. The MR pin should never be left
open. If not used, the MR pin should be tied through a
resistor to VCC, or to a gate output which is permanently set
to a HIGH logic level.
The active LOW Synchronous Reset (SR) input of the
LS163A acts as an edge-triggered control input, overriding
CET, CEP and PE, and resetting the four counter flip-flops
on the LOW to HIGH transition of the clock. This simplifies
the design from race-free logic controlled reset circuits, e.g.,
to reset the counter synchronously after reaching a
predetermined value.
MODE SELECT TABLE
*SR
PE
CET
CEP
Action on the Rising Clock Edge (
)
L
X
RESET (Clear)
H
L
X
LOAD (Pn → Qn)
H
COUNT (Increment)
H
L
X
NO CHANGE (Hold)
H
X
L
NO CHANGE (Hold)
*For the LS163A only.
H = HIGH Voltage Level
L = LOW Voltage Level
X = Don’t Care
相关PDF资料 |
PDF描述 |
|---|---|
| SN74LS164DR2 | LS SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO14 |
| SN74LS164JS | LS SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP14 |
| SN74LS165JD | LS SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, COMPLEMENTARY OUTPUT, CDIP16 |
| SN74LS165JDS | LS SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, COMPLEMENTARY OUTPUT, CDIP16 |
| SN74LS166JS | LS SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SN74LS163ADE4 | 功能描述:计数器 IC 4-Bit Synchronous Binary Counters RoHS:否 制造商:NXP Semiconductors 计数器类型:Binary Counters 逻辑系列:74LV 位数:10 计数法: 计数顺序: 工作电源电压:1 V to 5.5 V 工作温度范围:- 40 C to + 125 C 封装 / 箱体:SOT-109 封装:Reel |
| SN74LS163ADG4 | 功能描述:计数器 IC Sync 4B Binary Counters RoHS:否 制造商:NXP Semiconductors 计数器类型:Binary Counters 逻辑系列:74LV 位数:10 计数法: 计数顺序: 工作电源电压:1 V to 5.5 V 工作温度范围:- 40 C to + 125 C 封装 / 箱体:SOT-109 封装:Reel |
| SN74LS163ADR | 功能描述:计数器 IC 4-Bit Synchronous Binary Counters RoHS:否 制造商:NXP Semiconductors 计数器类型:Binary Counters 逻辑系列:74LV 位数:10 计数法: 计数顺序: 工作电源电压:1 V to 5.5 V 工作温度范围:- 40 C to + 125 C 封装 / 箱体:SOT-109 封装:Reel |
| SN74LS163ADRE4 | 功能描述:计数器 IC 4-Bit Synchronous Binary Counters RoHS:否 制造商:NXP Semiconductors 计数器类型:Binary Counters 逻辑系列:74LV 位数:10 计数法: 计数顺序: 工作电源电压:1 V to 5.5 V 工作温度范围:- 40 C to + 125 C 封装 / 箱体:SOT-109 封装:Reel |
| SN74LS163ADRG4 | 功能描述:计数器 IC Sync 4B Binary Counters RoHS:否 制造商:NXP Semiconductors 计数器类型:Binary Counters 逻辑系列:74LV 位数:10 计数法: 计数顺序: 工作电源电压:1 V to 5.5 V 工作温度范围:- 40 C to + 125 C 封装 / 箱体:SOT-109 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。