- 您现在的位置：买卖IC网 > PDF目录97076 > SN74LS163AM (ON SEMICONDUCTOR) LS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16 PDF资料下载
参数资料
| 型号： | SN74LS163AM |
| 厂商： | ON SEMICONDUCTOR |
| 元件分类： | 计数器 |
| 英文描述： | LS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16 |
| 封装： | EIAJ, SOP-16 |
| 文件页数： | 5/8页 |
| 文件大小： | 199K |
| 代理商： | SN74LS163AM |
SN74LS161A, SN74LS163A
http://onsemi.com
5
AC CHARACTERISTICS (TA = 25°C)
Symbol
Parameter
Limits
Unit
Test Conditions
Min
Typ
Max
fMAX
Maximum Clock Frequency
25
32
MHz
VCC = 5.0 V
CL = 15 pF
tPLH
tPHL
Propagation Delay
Clock to TC
20
18
35
ns
tPLH
tPHL
Propagation Delay
Clock to Q
13
18
24
27
ns
tPLH
tPHL
Propagation Delay
CET to TC
9.0
14
ns
tPHL
MR or SR to Q
20
28
ns
AC SETUP REQUIREMENTS (TA = 25°C)
Symbol
Parameter
Limits
Unit
Test Conditions
Min
Typ
Max
tWCP
Clock Pulse Width Low
25
ns
VCC = 5.0 V
tW
MR or SR Pulse Width
20
ns
ts
Setup Time, other*
20
ns
ts
Setup Time PE or SR
25
ns
th
Hold Time, data
3
ns
th
Hold Time, other
0
ns
trec
Recovery Time MR to CP
15
ns
*CEP, CET, or DATA
DEFINITION OF TERMS
SETUP TIME (ts) — is defined as the minimum time
required for the correct logic level to be present at the logic
input prior to the clock transition from LOW to HIGH in
order to be recognized and transferred to the outputs.
HOLD TIME (th) — is defined as the minimum time
following the clock transition from LOW to HIGH that the
logic level must be maintained at the input in order to ensure
continued recognition. A negative HOLD TIME indicates
that the correct logic level may be released prior to the clock
transition from LOW to HIGH and still be recognized.
RECOVERY TIME (trec) — is defined as the minimum time
required between the end of the reset pulse and the clock
transition from LOW to HIGH in order to recognize and
transfer HIGH Data to the Q outputs.
AC WAVEFORMS
Figure 1. Clock to Output Delays, Count
Frequency, and Clock Pulse Width
Figure 2. Master Reset to Output Delay, Master Reset
Pulse Width, and Master Reset Recovery Time
1.3 V
CP
Q
tW(H)
tW(L)
trec
tPHL
tPLH
Other conditions:
PE = MR (SR) = H
CEP = CET = H
Other conditions:
PE = L
P0 = P1 = P2 = P3 = H
tW
Q0 V Q1 V Q2 V Q3
MR
CP
相关PDF资料 |
PDF描述 |
|---|---|
| SN74LS163AD | LS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16 |
| SN74LS164DR2 | LS SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO14 |
| SN74LS164JS | LS SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP14 |
| SN74LS165JD | LS SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, COMPLEMENTARY OUTPUT, CDIP16 |
| SN74LS165JDS | LS SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, COMPLEMENTARY OUTPUT, CDIP16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SN74LS163AML1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SN74LS163AMR1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SN74LS163AN | 功能描述:计数器 IC 4-Bit Synchronous Binary Counters RoHS:否 制造商:NXP Semiconductors 计数器类型:Binary Counters 逻辑系列:74LV 位数:10 计数法: 计数顺序: 工作电源电压:1 V to 5.5 V 工作温度范围:- 40 C to + 125 C 封装 / 箱体:SOT-109 封装:Reel |
| SN74LS163AN | 制造商:Texas Instruments 功能描述:Logic - Counter IC |
| SN74LS163AN87 | 制造商:Motorola 功能描述:74LS163N |
发布紧急采购，3分钟左右您将得到回复。