- 您现在的位置：买卖IC网 > PDF目录97078 > SN74LS258N (ON SEMICONDUCTOR) LS SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PDIP16 PDF资料下载
参数资料
| 型号： | SN74LS258N |
| 厂商： | ON SEMICONDUCTOR |
| 元件分类： | 编、解码器及复用、解复用 |
| 英文描述： | LS SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PDIP16 |
| 封装： | PLASTIC, DIP-16 |
| 文件页数： | 3/4页 |
| 文件大小： | 63K |
| 代理商： | SN74LS258N |
5-3
FAST AND LS TTL DATA
SN54/74LS257B
D SN54/74LS258B
FUNCTIONAL DESCRIPTION
The LS257B and LS258B are Quad 2-Input Multiplexers
with 3-state outputs. They select four bits of data from two
sources each under control of a Common Data Select Input.
When the Select Input is LOW, the I0 inputs are selected and
when Select is HIGH, the I1 inputs are selected. The data on
the selected inputs appears at the outputs in true (non-
inverted) form for the LS257B and in the inverted form for the
LS258B.
The LS257B and LS258B are the logic implementation of a
4-pole, 2-position switch where the position of the switch is
determined by the logic levels supplied to the Select Input. The
logic equations for the outputs are shown below:
LS257B
Za = E0 (I1a S + I0a S) Zb = E0 (I1b S + I0b S)
Zc = E0 (I1c S + I0c S) Zd = E0 (I1d S + I0d S)
When the Output Enable Input (E0) is HIGH, the outputs are
forced to a high impedance “off” state. If the outputs are tied
together, all but one device must be in the high impedance
state to avoid high currents that would exceed the maximum
ratings. Designers should ensure that Output Enable signals
to 3-state devices whose outputs are tied together are
designed so there is no overlap.
LS258B
Za = E0 (I1a S + I0a S) Zb = E0 (I1b S + I0b S)
Zc = E0 (I1c S + I0c S) Zd = E0 (I1d S + I0d S)
TRUTH TABLE
OUTPUT
ENABLE
SELECT
INPUT
DATA
INPUTS
OUTPUTS
LS257B
OUTPUTS
LS258B
EO
S
I0
I1
Z
H
X
(Z)
L
H
X
LL
H
L
H
X
HH
L
XL
H
L
H
X
H
L
H = HIGH Voltage Level
L = LOW Voltage Level
X = Don’t Care
(Z) = High Impedance (off)
GUARANTEED OPERATING RANGES
Symbol
Parameter
Min
Typ
Max
Unit
VCC
Supply Voltage
54
74
4.5
4.75
5.0
5.5
5.25
V
TA
Operating Ambient Temperature Range
54
74
–55
0
25
125
70
°C
IOH
Output Current — High
54
74
– 1.0
– 2.6
mA
IOL
Output Current — Low
54
74
12
24
mA
相关PDF资料 |
PDF描述 |
|---|---|
| SN74LS259BJ | LS SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, CDIP16 |
| SN74LS259BNSRG4 | LS SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDSO16 |
| SN74LS259BNSR | LS SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDSO16 |
| SN54LS259BW | LS SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, CDFP16 |
| SN54LS259BFK | LS SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, CQCC20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SN74LS259B | 制造商:. 功能描述: |
| SN74LS259BD | 功能描述:闭锁 Octal addressable 闭锁 RoHS:否 制造商:Micrel 电路数量:1 逻辑类型:CMOS 逻辑系列:TTL 极性:Non-Inverting 输出线路数量:9 高电平输出电流: 低电平输出电流: 传播延迟时间: 电源电压-最大:12 V 电源电压-最小:5 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:SOIC-16 封装:Reel |
| SN74LS259BDE4 | 功能描述:闭锁 Octal addressable 闭锁 RoHS:否 制造商:Micrel 电路数量:1 逻辑类型:CMOS 逻辑系列:TTL 极性:Non-Inverting 输出线路数量:9 高电平输出电流: 低电平输出电流: 传播延迟时间: 电源电压-最大:12 V 电源电压-最小:5 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:SOIC-16 封装:Reel |
| SN74LS259BDG4 | 功能描述:闭锁 Octal addressable latches RoHS:否 制造商:Micrel 电路数量:1 逻辑类型:CMOS 逻辑系列:TTL 极性:Non-Inverting 输出线路数量:9 高电平输出电流: 低电平输出电流: 传播延迟时间: 电源电压-最大:12 V 电源电压-最小:5 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:SOIC-16 封装:Reel |
| SN74LS259BDR | 功能描述:闭锁 Octal addressable 闭锁 RoHS:否 制造商:Micrel 电路数量:1 逻辑类型:CMOS 逻辑系列:TTL 极性:Non-Inverting 输出线路数量:9 高电平输出电流: 低电平输出电流: 传播延迟时间: 电源电压-最大:12 V 电源电压-最小:5 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:SOIC-16 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。