- 您现在的位置：买卖IC网 > PDF目录97079 > SN74LS298DR2 (ON SEMICONDUCTOR) LS SERIES, NEGATIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16 PDF资料下载
参数资料
| 型号： | SN74LS298DR2 |
| 厂商： | ON SEMICONDUCTOR |
| 元件分类： | 锁存器 |
| 英文描述： | LS SERIES, NEGATIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16 |
| 封装： | PLASTIC, SOIC-16 |
| 文件页数： | 4/7页 |
| 文件大小： | 171K |
| 代理商： | SN74LS298DR2 |
SN74LS298
http://onsemi.com
4
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Symbol
Parameter
Limits
Unit
Test Conditions
Min
Typ
Max
VIH
Input HIGH Voltage
2.0
V
Guaranteed Input HIGH Voltage for
All Inputs
VIL
Input LOW Voltage
0.8
V
Guaranteed Input LOW Voltage for
All Inputs
VIK
Input Clamp Diode Voltage
0.65
1.5
V
VCC = MIN, IIN = 18 mA
VOH
Output HIGH Voltage
2.7
3.5
V
VCC = MIN, IOH = MAX, VIN = VIH
or VIL per Truth Table
VOL
Output LOW Voltage
0.25
0.4
V
IOL = 4.0 mA
VCC = VCC MIN,
VIN = VIL or VIH
per Truth Table
0.35
0.5
V
IOL = 8.0 mA
IIH
Input HIGH Current
20
μA
VCC = MAX, VIN = 2.7 V
0.1
mA
VCC = MAX, VIN = 7.0 V
IIL
Input LOW Current
0.4
mA
VCC = MAX, VIN = 0.4 V
IOS
Short Circuit Current (Note 1)
20
100
mA
VCC = MAX
ICC
Power Supply Current
21
mA
VCC = MAX
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS (TA = 25°C, VCC = 5.0 V)
Symbol
Parameter
Limits
Unit
Test Conditions
Min
Typ
Max
tPLH
tPHL
Propagation Delay,
Clock to Output
18
27
ns
VCC = 5.0 V,
CL = 15 pF
21
32
ns
AC SET-UP REQUIREMENTS (TA = 25°C, VCC = 5.0 V)
Symbol
Parameter
Limits
Unit
Test Conditions
Min
Typ
Max
tW
Clock Pulse Width
20
ns
VCC = 5.0 V
ts
Data Setup Time
15
ns
ts
Select Setup Time
25
ns
th
Data Hold Time
5.0
ns
th
Select Hold Time
0
DEFINITIONS OF TERMS
SETUP TIME (ts) — is defined as the minimum time
required for the correct logic level to be present at the logic
input prior to the clock transition from LOW to HIGH in
order to be recognized and transferred to the outputs.
HOLD TIME (th) — is defined as the minimum time
following the clock transition from LOW to HIGH that the
logic level must be maintained at the input in order to ensure
continued recognition. A negative HOLD TIME indicates
that the correct logic level may be released prior to the clock
transition from LOW to HIGH and still be recognized.
相关PDF资料 |
PDF描述 |
|---|---|
| SN74LS298DRE4 | LS SERIES, NEGATIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16 |
| SN74LS298D | LS SERIES, NEGATIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16 |
| SN54LS298FK | LS SERIES, NEGATIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC20 |
| SN54LS298J | LS SERIES, NEGATIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP16 |
| SN74298N | TTL/H/L SERIES, NEGATIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDIP16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SN74LS298DRE4 | 功能描述:编码器、解码器、复用器和解复用器 Quadruple 2-Input RoHS:否 制造商:Micrel 产品:Multiplexers 逻辑系列:CMOS 位数: 线路数量（输入/输出）:2 / 12 传播延迟时间:350 ps, 400 ps 电源电压-最大:2.625 V, 3.6 V 电源电压-最小:2.375 V, 3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Tray |
| SN74LS298DRG4 | 功能描述:编码器、解码器、复用器和解复用器 Quad 2 Input Multiplexers RoHS:否 制造商:Micrel 产品:Multiplexers 逻辑系列:CMOS 位数: 线路数量（输入/输出）:2 / 12 传播延迟时间:350 ps, 400 ps 电源电压-最大:2.625 V, 3.6 V 电源电压-最小:2.375 V, 3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Tray |
| SN74LS298N | 功能描述:编码器、解码器、复用器和解复用器 Quadruple 2-Input RoHS:否 制造商:Micrel 产品:Multiplexers 逻辑系列:CMOS 位数: 线路数量（输入/输出）:2 / 12 传播延迟时间:350 ps, 400 ps 电源电压-最大:2.625 V, 3.6 V 电源电压-最小:2.375 V, 3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Tray |
| SN74LS298NDS | 制造商:Motorola Inc 功能描述:LOGIC MUX, QUAD, 2-INPUT, LS-TTL, 16 Pin, Plastic, DIP |
| SN74LS298NE4 | 功能描述:编码器、解码器、复用器和解复用器 Quadruple 2-Input RoHS:否 制造商:Micrel 产品:Multiplexers 逻辑系列:CMOS 位数: 线路数量（输入/输出）:2 / 12 传播延迟时间:350 ps, 400 ps 电源电压-最大:2.625 V, 3.6 V 电源电压-最小:2.375 V, 3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。