- 您现在的位置：买卖IC网 > PDF目录373478 > SN74LV166APWTG4 (Texas Instruments, Inc.) 8-BIT PARALLEL-LOAD SHIFT REGISTERS PDF资料下载
参数资料
| 型号： | SN74LV166APWTG4 |
| 厂商： | Texas Instruments, Inc. |
| 英文描述： | 8-BIT PARALLEL-LOAD SHIFT REGISTERS |
| 中文描述： | 8位并行，负载移位寄存器 |
| 文件页数： | 2/18页 |
| 文件大小： | 525K |
| 代理商： | SN74LV166APWTG4 |
SCLS456C FEBRUARY 2001 REVISED APRIL 2005
2
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
description/ordering information (continued)
The ’LV166A parallel-in or serial-in, serial-out registers feature gated clock (CLK, CLK INH) inputs and an
overriding clear (CLR) input. The parallel-in or serial-in modes are established by the shift/load (SH/LD) input.
When high, SH/LD enables the serial (SER) data input and couples the eight flip-flops for serial shifting with each
clock (CLK) pulse. When low, the parallel (broadside) data inputs are enabled, and synchronous loading occurs
on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the
low-to-high-level edge of CLK through a 2-input positive-NOR gate, permitting one input to be used as a
clock-enable or clock-inhibit function. Holding either CLK or CLK INH high inhibits clocking; holding either low
enables the other clock input. This allows the system clock to be free running, and the register can be stopped
on command with the other clock input. CLK INH should be changed to the high level only when CLK is high.
CLR overrides all other inputs, including CLK, and resets all flip-flops to zero.
These devices are fully specified for partial-power-down applications using I
off
. The I
off
circuitry disables the
outputs, preventing damaging current backflow through the devices when they are powered down.
FUNCTION TABLE
INPUTS
OUTPUTS
INTERNAL
CLR
SH/LD
CLK INH
CLK
SER
PARALLEL
A . . . H
QA
QB
QH
L
X
X
X
X
X
L
L
L
H
X
L
L
↑
↑
↑
↑
X
X
QA0
a
QB0
b
QH0
h
H
L
L
X
a . . . h
H
H
L
H
X
H
QAn
QAn
QB0
QGn
QGn
QH0
H
H
L
L
X
L
H
X
H
X
X
QA0
相关PDF资料 |
PDF描述 |
|---|---|
| SN74LV175ADBRG4 | QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR |
| SN74LV20APWTG4 | DAUL 4-INPUT POSITIVE-AND GATE |
| SN74LV21APWTG4 | DUAL 4-INPIT POSITIVE-AND GATES |
| SN74LV21A_07 | DUAL 4-INPIT POSITIVE-AND GATES |
| SN74LV221ADBRG4 | DUAL MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SN74LV174AD | 功能描述:触发器 Hex w/ Clear RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel |
| SN74LV174ADBR | 功能描述:触发器 Hex D-Type Flip-Flop With Clear RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel |
| SN74LV174ADBRE4 | 功能描述:触发器 Hex D-Type Flip-Flop With Clear RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel |
| SN74LV174ADBRG4 | 功能描述:触发器 Hex DType FlipFlop RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel |
| SN74LV174ADE4 | 功能描述:触发器 Hex D-Type Flip-Flop With Clear RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。