SN74LV8153
SERIALTOPARALLEL INTERFACE
SCLS555 JUNE 2004
www.ti.com
4
logic diagram
RESET
OE
Y7
Data
OSC
A0
A1
A2
SOUT
8-Bit S/R
CLK
Timing
Control
Timing
and
Address
Verification
Power
On
Reset
3
4
4 Data
4-Bit
Register
8-Bit
Register
OC
Y0
3-Bit
Register
3
Address Data
OUTSEL
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)(1)
Supply voltage range, VCC1
0.5 V to 7 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Supply voltage range, VCC2
0.5 V to 14.5 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage range, VI(2)
0.5 V to 7 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Voltage range applied to any output in the high or low state, VO (SOUT)(2)(3)
0.5 V to VCC1 + 0.5 V
. . . .
Voltage range applied to any output in the high-impedance
or power-off state, VO (SOUT)(2)
0.5 V to 7 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Voltage range, applied to any output in the high or low state, VO (Y0-Y7)(2)(3)
0.5 V to VCC2 + 0.5 V
. . . .
Voltage range applied to any output in the high-impedance
or power-off state, VO (Y0-Y7)(2)
0.5 V to 14.5 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input clamp current, IIK (VI < 0)
20 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output clamp current, IOK (VO < 0)
50 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous output current, IO (VO = 0 to VCC)
25 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous current, IO (OUTSEL = L, Y0-Y7 = L)
60 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Package thermal impedance,
θJA(4): N package
69
°C/W
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PW package
83
°C/W
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range, Tstg
65
°C to 150°C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(1)The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
(2)The value of VCC is provided in the recommended operating operating condition table.
(3)The package thermal impedance is calculated in accordance with JESD 51-7.