- 您现在的位置：买卖IC网 > PDF目录98124 > SN74LVC32373AZKER (TEXAS INSTRUMENTS INC) LVC/LCX/Z SERIES, QUAD 8-BIT DRIVER, TRUE OUTPUT, PBGA96 PDF资料下载
参数资料
| 型号： | SN74LVC32373AZKER |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 总线收发器 |
| 英文描述： | LVC/LCX/Z SERIES, QUAD 8-BIT DRIVER, TRUE OUTPUT, PBGA96 |
| 封装： | GREEN, PLASTIC, LFBGA-96 |
| 文件页数： | 1/13页 |
| 文件大小： | 403K |
| 代理商： | SN74LVC32373AZKER |
www.ti.com
FEATURES
DESCRIPTION/ORDERING INFORMATION
SN74LVC32373A
32-BIT TRANSPARENT D-TYPE LATCH
WITH 3-STATE OUTPUTS
SCES575 – JUNE 2004 – REVISED AUGUST 2005
Member of the Texas Instruments Widebus+
I
off Supports Partial-Power-Down Mode
Family
Operation
Operates From 1.65 V to 3.6 V
Supports Mixed-Mode Signal Operation (5-V
Input and Output Voltages With 3.3-V V
CC)
Inputs Accept Voltages to 5.5 V
Latch-Up Performance Exceeds 100 mA Per
Max t
pd of 4.2 ns at 3.3 V
JESD 78, Class II
Typical V
OLP (Output Ground Bounce) <0.8 V
ESD Protection Exceeds JESD 22
at V
CC = 3.3 V, TA = 25°C
– 2000-V Human-Body Model (A114-A)
Typical V
OHV (Output VOH Undershoot) >2 V at
V
CC = 3.3 V, TA = 25°C
– 1000-V Charged-Device Model (C101)
This 32-bit transparent D-type latch is designed for 1.65-V to 3.6-V VCC operation.
The SN74LVC32373A is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers,
and working registers. It can be used as four 8-bit latches, two 16-bit latches, or one 32-bit latch. When the
latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are
latched at the levels set up at the D inputs.
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or
low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the
bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines
without interface or pullup components.
OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while
the outputs are in the high-impedance state.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators
in a mixed 3.3-V/5-V system environment.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
ORDERING INFORMATION
TA
PACKAGE(1)
ORDERABLE PART NUMBER
TOP-SIDE MARKING
LFBGA – GKE
SN74LVC32373AGKER
–40
°C to 85°C
Tape and reel
NC373A
LFBGA – ZKE (Pb-free)
SN74LVC32373AZKER
(1)
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Widebus+ is a trademark of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Copyright 2004–2005, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
相关PDF资料 |
PDF描述 |
|---|---|
| SN74LVC32373AGKER | LVC/LCX/Z SERIES, QUAD 8-BIT DRIVER, TRUE OUTPUT, PBGA96 |
| SN74LVC32AMPWREP | LVC/LCX/Z SERIES, QUAD 2-INPUT OR GATE, PDSO14 |
| SN74LVC32AMPWREPG4 | LVC/LCX/Z SERIES, QUAD 2-INPUT OR GATE, PDSO14 |
| SN74LVC373APW | LVC/LCX/Z SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20 |
| SN74LVC373APWE4 | LVC/LCX/Z SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SN74LVC32374AGKER | 功能描述:触发器 32B Edge-Triggered D-Type Flip-Flop RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel |
| SN74LVC32374AZKER | 功能描述:触发器 Dtyp 32B Edge Triggered FlipFlop RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel |
| SN74LVC32A | 制造商:Texas Instruments 功能描述: |
| SN74LVC32AD | 功能描述:逻辑门 Quad 2-Input RoHS:否 制造商:Texas Instruments 产品:OR 逻辑系列:LVC 栅极数量:2 线路数量（输入/输出）:2 / 1 高电平输出电流:- 16 mA 低电平输出电流:16 mA 传播延迟时间:3.8 ns 电源电压-最大:5.5 V 电源电压-最小:1.65 V 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:DCU-8 封装:Reel |
| SN74LVC32AD | 制造商:Texas Instruments 功能描述:74LVC SMD 74LVC32 SOIC14 3.6V |
发布紧急采购，3分钟左右您将得到回复。