- 您现在的位置：买卖IC网 > PDF目录98120 > SNJ54LV166AW (TEXAS INSTRUMENTS INC) LV/LV-A/LVX/H SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, CDFP16 PDF资料下载
参数资料
| 型号： | SNJ54LV166AW |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 计数移位寄存器 |
| 英文描述： | LV/LV-A/LVX/H SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, CDFP16 |
| 封装： | CERAMIC, DFP-16 |
| 文件页数： | 16/19页 |
| 文件大小： | 588K |
| 代理商： | SNJ54LV166AW |
SN54LV166A, SN74LV166A
8BIT PARALLELLOAD SHIFT REGISTERS
SCLS456C FEBRUARY 2001 REVISED APRIL 2005
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements over recommended operating free-air temperature range, VCC = 2.5 V ± 0.2 V
(unless otherwise noted) (see Figure 1)
TA = 25°C
SN54LV166A
SN74LV166A
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
UNIT
tw
Pulse duration
CLR low
8
9
ns
tw
Pulse duration
CLK high or low
8.5
9
ns
CLK INH before CLK
↑
7
Data before CLK
↑
6.5
8.5
tsu
Setup time
SH/LD before CLK
↑
7
8.5
ns
tsu
Setup time
SER before CLK
↑
8.5
9.5
ns
CLR
↑ inactive before CLK↑
6
7
th
Hold time
Data after CLK
↑
0.5
0
ns
timing requirements over recommended operating free-air temperature range, VCC = 3.3 V ± 0.3 V
(unless otherwise noted) (see Figure 1)
TA = 25°C
SN54LV166A
SN74LV166A
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
UNIT
tw
Pulse duration
CLR low
6
7
ns
tw
Pulse duration
CLK high or low
6
7
ns
CLK INH before CLK
↑
5
Data before CLK
↑
5
6
tsu
Setup time
SH/LD before CLK
↑
5
6
ns
tsu
Setup time
SER before CLK
↑
5
6
ns
CLR
↑ inactive before CLK↑
4
th
Hold time
Data after CLK
↑
0
ns
timing requirements over recommended operating free-air temperature range, VCC = 5 V ± 0.5 V
(unless otherwise noted) (see Figure 1)
TA = 25°C
SN54LV166A
SN74LV166A
UNIT
MIN
MAX
MIN
MAX
MIN4
MAX
UNIT
tw
Pulse duration
CLR low
5
ns
tw
Pulse duration
CLK high or low
4
ns
CLK INH before CLK
↑
3.5
Data before CLK
↑
4.5
tsu
Setup time
SH/LD before CLK
↑
4
ns
tsu
Setup time
SER before CLK
↑
4
ns
CLR
↑ inactive before CLK↑
3.5
th
Hold time
Data after CLK
↑
1
ns
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.
相关PDF资料 |
PDF描述 |
|---|---|
| SN74LV166APWT | LV/LV-A/LVX/H SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16 |
| SN74LV166APWTE4 | LV/LV-A/LVX/H SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16 |
| SN74LV174ADBR | LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16 |
| SN74LV174ADE4 | LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16 |
| SN74LV174AD | LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SNJ54LVC00AFK | 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:QUADRUPLE 2-INPUT POSITIVE-NAND GATE |
| SNJ54LVC00AJ | 制造商:Texas Instruments 功能描述:5962-9753301QCA, QUAD 2-IN POS-NAND GATE - Rail/Tube |
| SNJ54LVC00AW | 制造商:Texas Instruments 功能描述: |
| SNJ54LVC02AFK | 制造商:Texas Instruments 功能描述: |
| SNJ54LVC02AW | 制造商:Texas Instruments 功能描述:NOR Gate 4-Element 2-IN CMOS 14-Pin CFPAK Tube |
发布紧急采购，3分钟左右您将得到回复。