- 您现在的位置：买卖IC网 > PDF目录97103 > SP8685ACDG (ZARLINK SEMICONDUCTOR INC) 8685 SERIES, PRESCALER, CDIP16 PDF资料下载
参数资料
| 型号： | SP8685ACDG |
| 厂商： | ZARLINK SEMICONDUCTOR INC |
| 元件分类： | 谐振器 |
| 英文描述： | 8685 SERIES, PRESCALER, CDIP16 |
| 封装： | CERAMIC, DIP-16 |
| 文件页数： | 2/8页 |
| 文件大小： | 185K |
| 代理商： | SP8685ACDG |
ABSOLUTE MAXIMUM RATINGS
Supply voltage
Output current
Storage temperature range
Max. junction temperature
Max. clock input voltage
SP8685
500MHz4
4
10/11
DS3646-12
The SP8685 is an ECL variable modulus divider, with
ECL10K compatible outputs. It divides by 10 when either of the
ECL control inputs, PE1 or PE2, is in the high state and by 11
when both are low (or open circuit).
FEATURES
s Divides by 10 or 11
s AC-Coupled Input (Internal Bias)
s ECL Compatible Output
QUICK REFERENCE DATA
s Supply Voltage: 252V
s Power Consumption: 300mW
s Temperature Range:
2
55
°C to 1125°C (A Grade)
2
30
°C to 170°C (B Grade)
Fig. 1 Pin connections - top view
DG16
2
8V
20mA
2
65
°C to 1150°C
1
175
°C
25V p-p
ORDERING INFORMATION
SP8685 A DG
SP8685 B DG
SP8685 AC DG
SP8685 NA 1C
Fig. 2 Functional diagram
NC
OUTPUT
NC
OUTPUT
NC
VEE
VCC
PE1
PE2
NC
CLOCK INPUT
NC
INTERNAL BIAS DECOUPLING
NC
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
CONTROL INPUTS
SP8685
VCC (0V)
D1
CK
Q1
D2
CK
Q2
D3
CK
Q3
D4
CK
Q4
PE1
PE2
CLOCK INPUT
OUTPUT
Q4
VEE
15
14
12
16
8
2
4
INTERNAL BIAS
DECOUPLING
10
ADVANCE INFORMATION
相关PDF资料 |
PDF描述 |
|---|---|
| SP8685BDG | ECL SERIES, PRESCALER, CDIP16 |
| SP8685ADG/883B | 8685 SERIES, PRESCALER, CDIP16 |
| SP8690BDG | 8690 SERIES, PRESCALER, CDIP16 |
| SP8691ABDG | ECL SERIES, PRESCALER, CDIP16 |
| SP8691ACDG | ECL SERIES, PRESCALER, CDIP16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SP8685B | 制造商:未知厂家 制造商全称:未知厂家 功能描述:500MHz ÷ 10/11 ECL Variable Modulus Divider |
| SP8690 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:200MHz÷8/9/10/11 |
| SP8690ADG | 制造商:未知厂家 制造商全称:未知厂家 功能描述:200MHz÷8/9/10/11 |
| SP8690BDG | 制造商:未知厂家 制造商全称:未知厂家 功能描述:200MHz÷8/9/10/11 |
| SP8691 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:200MHz÷8/9/10/11 |
发布紧急采购，3分钟左右您将得到回复。