参数资料
型号: SPAK56F807VF80
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 数字信号处理
英文描述: 16-BIT, 80 MHz, OTHER DSP, PBGA160
封装: MOLD ARRAY PROCESS, BGA-160
文件页数: 18/48页
文件大小: 853K
代理商: SPAK56F807VF80
External Clock Operation
MOTOROLA
DSP56F807 Preliminary Technical Data
25
Figure 12. External Clock Timing
Table 28. External Clock Operation Timing Requirements5
Operating Conditions: VSS = VSSA = 0 V, VDD = VDDA = 3.0–3.6 V, TA = –40° to +85°C
Characteristic
Symbol
Min
Typ
Max
Unit
Frequency of operation (external clock driver)1
1.
See Figure 11 for details on using the recommended connection of an external clock driver.
fosc
08
80
MHz
Clock Pulse Width2, 5
2.
The high or low pulse width must be no smaller than 6.25 ns or the chip will not function.
tPW
6.25
——
ns
External clock input rise time3, 5
3.
External clock input rise time is measured from 10% to 90%.
trise
——
3
ns
External clock input fall time4, 5
4.
External clock input fall time is measured from 90% to 10%.
5.
Parameters listed are guaranteed by design.
tfall
——
3
ns
Table 29. PLL Timing
Operating Conditions: VSS = VSSA = 0 V, VDD = VDDA = 3.0–3.6 V, TA = –40° to +85°C
Characteristic
Symbol
Min
Typ
Max
Unit
External reference crystal frequency for the PLL1
1.
An externally supplied reference clock should be as free as possible from any phase jitter for the PLL to work
correctly. The PLL is optimized for 8 MHz input crystal.2.
fosc
48
8
MHz
PLL output frequency2 (Fout/2)
2.
ZCLK may not exceed 80 MHz. For additional information on ZCLK and Fout/2, please refer to the OCCS chapter
in the User Manual.
fop
40
—110
MHz
PLL stabilization time3 0o to +85oC
3.
This is the minimum time required after the PLL setup is changed to ensure reliable operation.
tplls
—1
10
ms
PLL stabilization time3 -40o to 0oC
tplls
100
200
ms
External
Clock
VIH
VIL
Note: The midpoint is VIL + (VIH – VIL)/2.
90%
50%
10%
90%
50%
10%
tPW
tfall
trise
相关PDF资料
PDF描述
SPAK56F826BU80 16-BIT, 80 MHz, OTHER DSP, PQFP100
SPAK56F8346FV60 16-BIT, 240 MHz, OTHER DSP, PQFP144
SPAKMC332ACFV10 32-BIT, MICROCONTROLLER, PQFP144
SPAKXC16Z1MFC16 16-BIT, 16.78 MHz, MICROCONTROLLER, PQFP132
SPAKXC16Z1VFC20 16-BIT, 20 MHz, MICROCONTROLLER, PQFP132
相关代理商/技术参数
参数描述
SPAKDSP303AG100 功能描述:数字信号处理器和控制器 - DSP, DSC SPAKDSP303AG100 RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
SPAKDSP303GC100 制造商:Motorola Inc 功能描述:
SPAKDSP303VF100 功能描述:IC DSP 24BIT 100MHZ 196-MAPBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:DSP563xx 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C,McASP,McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA,FCBGA 供应商设备封装:548-FCBGA(27x27) 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
SPAKDSP303VL100 功能描述:IC DSP 24BIT 100MHZ 196-MAPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:DSP563xx 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
SPAKDSP311VF150 功能描述:IC DSP 24BIT 196-MAPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:DSP56K/Symphony 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C,McASP,McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA,FCBGA 供应商设备封装:548-FCBGA(27x27) 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA