参数资料
型号: SPAKMC332ACFV10
厂商: MOTOROLA INC
元件分类: 微控制器/微处理器
英文描述: 32-BIT, MICROCONTROLLER, PQFP144
封装: QFP-144
文件页数: 17/88页
文件大小: 446K
代理商: SPAKMC332ACFV10
MOTOROLA
MC68332
24
MC68332TS/D
When an external system clock signal is applied (i.e., the PLL is not used), duty cycle of the input is
critical, especially at near maximum operating frequencies. The relationship between clock signal duty
cycle and clock signal period is expressed:
Minimum external clock period =
minimum external clock high/low time
50% — percentage variation of external clock input duty cycle
3.3.2 Clock Synthesizer Operation
A voltage controlled oscillator (VCO) generates the system clock signal. A portion of the clock signal is
fed back to a divider/counter. The divider controls the frequency of one input to a phase comparator.
The other phase comparator input is a reference signal, either from the internal oscillator or from an
external source. The comparator generates a control signal proportional to the difference in phase be-
tween its two inputs. The signal is low-pass filtered and used to correct VCO output frequency.
The synthesizer locks when VCO frequency is identical to reference frequency. Lock time is affected by
the filter time constant and by the amount of difference between the two comparator inputs. Whenever
comparator input changes, the synthesizer must re-lock. Lock status is shown by the SLOCK bit in SYN-
CR.
The MCU does not come out of reset state until the synthesizer locks. Crystal type, characteristic fre-
quency, and layout of external oscillator circuitry affect lock time.
The low-pass filter requires an external low-leakage capacitor, typically 0.1
F, connected between the
XFC and VDDSYN pins.
VDDSYN is used to power the clock circuits. A separate power source increases MCU noise immunity
and can be used to run the clock when the MCU is powered down. Use a quiet power supply as the
VDDSYN source, since PLL stability depends on the VCO, which uses this supply. Place adequate ex-
ternal bypass capacitors as close as possible to the VDDSYN pin to ensure stable operating frequency.
When the clock synthesizer is used, control register SYNCR determines operating frequency and vari-
ous modes of operation. SYNCR can be read only when the processor is operating at the supervisor
privilege level.
The SYNCR X bit controls a divide by two prescaler that is not in the synthesizer feedback loop. Setting
X doubles clock speed without changing VCO speed. There is no VCO relock delay. The SYNCR W bit
controls a 3-bit prescaler in the feedback divider. Setting W increases VCO speed by a factor of four.
The SYNCR Y field determines the count modulus for a modulo 64 down counter, causing it to divide
by a value of Y
+ 1. When either W or Y value changes, there is a VCO relock delay.
Clock frequency is determined by SYNCR bit settings as follows:
FSYSTEM = FREFERENCE [4(Y + 1)(2
2W + X)]
In order for the device to perform correctly, the clock frequency selected by the W, X, and Y bits must
be within the limits specified for the MCU.
The VCO frequency is twice the system clock frequency if X = 1 or four times the system clock frequency
if X = 0.
The reset state of SYNCR ($3F00) produces a modulus-64 count.
相关PDF资料
PDF描述
SPAKXC16Z1MFC16 16-BIT, 16.78 MHz, MICROCONTROLLER, PQFP132
SPAKXC16Z1VFC20 16-BIT, 20 MHz, MICROCONTROLLER, PQFP132
SPAKXC16Z1MFV20 16-BIT, 20 MHz, MICROCONTROLLER, PQFP144
SPAKXC16Z1CFC25 16-BIT, 25 MHz, MICROCONTROLLER, PQFP132
SPAKXC16Z1VFV20 16-BIT, 20 MHz, MICROCONTROLLER, PQFP144
相关代理商/技术参数
参数描述
SPAKMC332ACFV16 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:32-Bit Modular Microcontroller
SPAKMC332ACFV20 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:32-Bit Modular Microcontroller
SPAKMC332AMFC16 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:32-Bit Modular Microcontroller
SPAKMC332AMFC20 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:32-Bit Modular Microcontroller
SPAKMC332AMFV16 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:32-Bit Modular Microcontroller