参数资料
型号: SPC5200CVR400B
厂商: Freescale Semiconductor
文件页数: 62/72页
文件大小: 0K
描述: IC MPU 32BIT 400MHZ 272-PBGA
标准包装: 40
系列: MPC52xx
处理器类型: 32-位 MPC52xx PowerPC
速度: 400MHz
电压: 1.5V
安装类型: 表面贴装
封装/外壳: 272-BBGA
供应商设备封装: 272-PBGA(27x27)
包装: 托盘
MPC5200B Data Sheet, Rev. 4
Freescale Semiconductor
65
The relationship between VDD_IO_MEM and VDD_IO is non-critical during power-up and power-down sequences.
VDD_IO_MEM (2.5 V or 3.3 V) and VDD_IO are specified relative to VDD_CORE.
3.1.1
Power Up Sequence
If VDD_IO/VDD_IO_MEM are powered up with the VDD_CORE at 0 V, the sense circuits in the I/O pads cause all pad output
drivers connected to the VDD_IO/VDD_IO_MEM to be in a high-impedance state. There is no limit to how long after
VDD_IO/VDD_IO_MEM powers up before VDD_CORE must power up. VDD_CORE should not lead the VDD_IO,
VDD_IO_MEM or PLL_AVDD by more than 0.4 V during power ramp up or there will be high current in the internal ESD
protection diodes. The rise times on the power supplies should be slower than 1 microsecond to avoid turning on the internal
ESD protection clamp diodes.
The recommended power up sequence is as follows:
Use one microsecond or slower rise time for all supplies.
VDD_CORE/PLL_AVDD and VDD_IO/VDD_IO_MEM should track up to 0.9 V and then separate for the completion of
ramps with VDD_IO/VDD_IO_MEM going to the higher external voltages. One way to accomplish this is to use a low drop-out
voltage regulator.
3.1.2
Power Down Sequence
If VDD_CORE/PLL_AVDD are powered down first, sense circuits in the I/O pads cause all output drivers to be in a high
impedance state. There is no limit on how long after VDD_CORE and PLL_AVDD power down before VDD_IO or
VDD_IO_MEM must power down. VDD_CORE should not lag VDD_IO, VDD_IO_MEM, or PLL_AVDD going low by more
than 0.5 V during power down or there will be undesired high current in the ESD protection diodes. There are no requirements
for the fall times of the power supplies.
The recommended power down sequence is as follows:
1.
Drop VDD_CORE/PLL_AVDD to 0 V.
2.
Drop VDD_IO/VDD_IO_MEM supplies.
3.2
System and CPU Core AVDD Power Supply Filtering
Each of the independent PLL power supplies require filtering external to the device. The following drawing is a
recommendation for the required filter circuit.
Figure 52. Power Supply Filtering
3.3
Pull-up/Pull-down Resistor Requirements
The MPC5200B requires external pull-up or pull-down resistors on certain pins.
3.3.1
Pull-down Resistor Requirements for TEST pins
The MPC5200B requires pull-down resistors on the test pins TEST_MODE_0, TEST_MODE_1, TEST_SEL_1.
AVDD device pin
Power
Supply
source
< 1
Ω
10
Ω
200–400 pF
10
μF
相关PDF资料
PDF描述
MPC880VR66 IC MPU POWERQUICC 66MHZ 357PBGA
HMC65DRYH-S93 CONN EDGECARD 130PS DIP .100 SLD
MC68302EH16C IC MPU MULTI-PROTOCOL 132-PQFP
MPC8314VRAGDA MPU POWERQUICC II PRO 620-PBGA
GMC28DTES CONN EDGECARD 56POS .100 EYELET
相关代理商/技术参数
参数描述
SPC5200CVR400BR2 功能描述:微处理器 - MPU HABANERO AUTO PB FREE RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
SPC5200CVR400R2 功能描述:IC MPU 32BIT 400MHZ 272-PBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:MPC52xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA(25x25) 包装:托盘
SPC5200VVR266B 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:SDRAM/DDR Memory Controller
SPC5293 制造商:SPC Multicomp 功能描述:D Subminiature Gender Changer Convert Fr
SPC5299 制造商:Farnell / Pro-Power 功能描述:CABLE TIE INSTALLATION TOOL 制造商:pro-power 功能描述:CABLE TIE INSTALLATION TOOL; Accessory Type:Cable Tie Tool; For Use With:2.2mm to 4.8mm Cable Ties ;RoHS Compliant: NA