参数资料
型号: SPL505YC256BT
厂商: Silicon Laboratories Inc
文件页数: 20/27页
文件大小: 0K
描述: IC CLOCK CK505 BEARLAKE 56TSSOP
标准包装: 35
类型: 时钟/频率发生器,多路复用器
PLL:
主要目的: Intel CPU,PCI Express(PCIe)
输入: 晶体
输出: LVCMOS
电路数: 1
比率 - 输入:输出: 1:22
差分 - 输入:输出: 无/是
频率 - 最大: 400MHz
电源电压: 3.135 V ~ 3.465 V
工作温度: 0°C ~ 85°C
安装类型: *
封装/外壳: *
供应商设备封装: *
包装: *
SPL505YC25
....................Document #: 001-03543 Rev *E Page 27 of 27
Document History Page
The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon
Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of
information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters.
Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or
guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the
application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental
damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or
for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur.
Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold
Silicon Laboratories harmless against all claims and damages.
Document Title: SPL505YC256BT/
SPL505YC256BS Clock Generator for Intel Bearlake Chipset
REV.
Issue Date
Orig. of
Change
Description of Change
1.0
12/13/06
JMA
New data sheet
1.1
1/30/07
JMA
1. Added SE1/SE2 to pinout in pinout diagram
2. Added clarifications to Byte 11
3. Added new definitions to Byte 13
4. Added PCI3/CFG0 voltage requirements in DC parameters
1.2
2/06/07
JMA
1. Changed Byte11 Bit 0 from 1 to 0; CPU2 to Stopped with CPU_STP#
2. Changed Byte 13 Bit 4 from 1 to 0; SATA spread default off
3. Changed Byte 13 Bit 2 from 0 to 1; SE drive strength default tohigh
4. Changed Byte 13 Bit 1 from 0 to 1; Reserved bit
6. Changed 1394A ppm from +/-100ppm to +/-30ppm
5. Added 1394B
6. Added CPU0 to CPU1 100ps skew spec
7. 25M typo on 1394A removed
8. FSD in overclocking description removed.
1.3
3/06/07
JMA
1. Part number changes due to part revision
2. Revision ID changed from 0000 to 0001 in Byte 7[7:4]
3. Added Byte 18 for additional single-ended drive strength control
1.4
3/21/07
JMA
1. Specified Triangular Spread Spectrum Profile
2. Removed IEEE clocks
3. RESERVED Byte 13 Bit5 - Engineering spread percentage -0.47%
相关PDF资料
PDF描述
SPL505YC264BT IC CLOCK CK505 BEARLAKE 64TSSOP
SSM2603CPZ-R2 IC CODEC AUDIO LOW POWER 28LFCSP
SSM2604CPZ-REEL IC AUDIO CODEC LP 20-LFCSP
SY100E195JY TR IC DELAY LINE 128TAP 28-PLCC
SY100EP195VTI TR IC DELAY LINE 1024TAP 32-TQFP
相关代理商/技术参数
参数描述
SPL505YC256BTT 功能描述:时钟发生器及支持产品 CK505 v0.85 RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
SPL505YC264BT 功能描述:时钟发生器及支持产品 CK505 v0.85 RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
SPL505YC264BTT 功能描述:时钟发生器及支持产品 CK505 v0.85 RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
SPL5100PT 制造商:CHENMKO 制造商全称:Chenmko Enterprise Co. Ltd. 功能描述:SCHOTTKY BARRIER RECTIFIER
SPL520LLPT 制造商:CHENMKO 制造商全称:Chenmko Enterprise Co. Ltd. 功能描述:SCHOTTKY BARRIER RECTIFIER