- 您现在的位置：买卖IC网 > PDF目录382545 > SPT7935SIT (SIGNAL PROCESSING TECHNOLOGIES) 12-BIT, 20 MSPS, 79 mW A/D CONVERTER PDF资料下载
参数资料
| 型号： | SPT7935SIT |
| 厂商： | SIGNAL PROCESSING TECHNOLOGIES |
| 元件分类： | ADC |
| 英文描述： | 12-BIT, 20 MSPS, 79 mW A/D CONVERTER |
| 中文描述： | 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP44 |
| 封装： | TQFP-44 |
| 文件页数： | 7/8页 |
| 文件大小： | 54K |
| 代理商： | SPT7935SIT |
7
7/12/00
SPT7935
CLOCK
The SPT7935 accepts a low voltage CMOS logic level at
the CLK input. The duty cycle of the clock should be kept as
close to 50% as possible. Because consecutive stages in the
ADC are clocked in opposite phase to each other, a non-50%
duty cycle reduces the settling time available for every other
stage and thus potentially causing a degradation of dynamic
performance.
For optimal performance at high input frequencies, the clock
should have low jitter and fast edges. The rise/fall times
should be kept shorter than 2 ns. Overshoot and undershoot
should be avoided. Clock jitter causes the noise floor to rise
proportional to the input frequency. Because jitter can be
caused by crosstalk on the PC board, it is recommended that
the clock trace be kept as short as possible and standard
transmission line practices be followed.
PACKAGE OUTLINE
44L TQFP
INCHES
MIN
0.472 Typ
0.394 Typ
0.394 Typ
0.472 Typ
0.031 Typ
0.012
0.053
0.002
0.018
0.039 Typ
0-7
°
MILLIMETERS
MIN
12.00 Typ
10.00 Typ
10.00 Typ
12.00 Typ
0.80 Typ
0.300
1.35
0.05
0.450
1.00 Typ
0-7
°
SYMBOL
A
B
C
D
E
F
G
H
I
J
K
MAX
MAX
0.018
0.057
0.006
0.030
0.45
1.45
0.15
0.750
Index
A
B
C
D
Pin 1
E
F
G
H
I
J
K
DIGITAL OUTPUTS
The digital output data appears in an offset binary code at
3.3 V CMOS logic levels. A negative full scale input results in
an all zeros output code (000…0). A positive full scale input
results in an all 1’s code (111…1). The output data is available
7.5 clock cycles after the data is sampled. The input signal is
sampled on the high to low transition of the input clock. Output
data should be latched on the low to high clock transition as
shown in figure 1, the Timing Diagram. The output data is
invalid for the first 20 clock cycles after the device is powered up.
EVALUATION BOARD
The EB7935 Evaluation Board is available to aid designers in
demonstrating the full performance capability of the
SPT7935. The board includes an on-board clock driver,
adjustable voltage references, adjustable bias current cir-
cuits, single-to-differential input buffers with adjustable lev-
els, a single-to-differential transformer (1:1), digital output
buffers and 3.3/5 V adjustable logic outputs. An application
note (AN7935) is also available which describes the opera-
tion of the evaluation board and provides an example of the
recommended power and ground layout and signal routing.
Contact the factory for price and availability.
相关PDF资料 |
PDF描述 |
|---|---|
| SPT7936 | 12-BIT, 28 MSPS SAMPLING A/D CONVERTER |
| SPT7936SCT | 12-BIT, 28 MSPS SAMPLING A/D CONVERTER |
| SPT8100SIT | 16-BIT, 5 MSPS CMOS A/D CONVERTER |
| SPT8100 | 16-BIT, 5 MSPS CMOS A/D CONVERTER |
| SPT9689AIC | DUAL ULTRAFAST VOLTAGE COMPARATOR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SPT7935SITX | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| SPT7936 | 制造商:FAIRCHILD 制造商全称:Fairchild Semiconductor 功能描述:12-BIT, 28 MSPS SAMPLING A/D CONVERTER |
| SPT7936SCT | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| SPT7937 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:12-BIT, 28 MSPS, 170 mW A/D CONVERTER |
| SPT7937SIR | 制造商:未知厂家 制造商全称:未知厂家 功能描述:12-BIT, 28 MSPS, 170 mW A/D CONVERTER |
发布紧急采购，3分钟左右您将得到回复。