- 您现在的位置：买卖IC网 > PDF目录374914 > SS1102C (Electronic Theatre Controls, Inc.) LED 5MM 630NM ULT RED WATER CLR PDF资料下载
参数资料
| 型号： | SS1102C |
| 厂商： | Electronic Theatre Controls, Inc. |
| 英文描述： | LED 5MM 630NM ULT RED WATER CLR |
| 中文描述： | 集成微控制器与扩频收发器（温） |
| 文件页数： | 15/129页 |
| 文件大小： | 542K |
| 代理商： | SS1102C |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页
Time Base Timer
10
PRELIMINARY V1.8
- Eleven internal interrupt sources. The following peripheral blocks can generate
interrupt request: Watchdog Timer, Time Base Timer, Capture Timer 1, Capture Timer
2, SPI, TXFIFO, RXFIFO, Signaling Word, Signal/Noise Ratio, and Lock, LBD
8.
Time Base Timer
8.1.
Overview
The Time Base Timer (TB-Timer) is an 8-bit auto-reload timer. The TB-Timer is
composed of a input frequency select MUX, an 8-bit up-counter(TBCNT), a
Comparator, an 8-bit data register(TBDAT), and a control register(TBCR).
The TB-Timer has the 8 counting clocks that can be selected by TBFS[5:3]. Four of the
clocks come from the System Clock block, i.e. F
1SEC
, F
1MIN
, F
1HOUR
, and F
125mS
. If
the slow oscillator is stopped, these four clocks will stop too. These four clocks will be
very useful to generate a real time interval and to minimize the number of CPU wake-
ups. The period of the F
sys
/12 clock is one machine cycle or one fastest instruction
cycle. This clock will run during any power-saving mode except the StopAll mode.
During the FastAll or FastPeri mode, the F
sys
/12 clock is equal to F
fast
/12. During the
SlowAll or SlowPeri mode, the F
sys
/12 clock is equal to F
slow
/12. The F
fast
/2
4
, F
fast
/2
7
,
and F
fast
/2
10
can be used during the FastAll or FastPeri mode only.
After the TBEN bit is set to high, the TBCNT will start to count the negative edge of an
input clock. When the TBEN bit is low, the Match signal is never generated even
though the contents of the TBDAT and TBCNT are the same. The TBCNT is the 8-bit
up-counter that can be cleared by the TBCLR bit or the Match signal. The TBCNT is a
modulo-N counter (from 0 to N-1), N is the content of the TBDAT. The match signal
will always set the TBINT bit to high. The TBINT bit can be cleared by the TB-Timer
Interrupt Acknowledge or by software.
相关PDF资料 |
PDF描述 |
|---|---|
| SS110A | RATING AND CHARACTERTIC CURVES |
| SS12A | RATING AND CHARACTERTIC CURVES |
| SS13A | RATING AND CHARACTERTIC CURVES |
| SS14A | RATING AND CHARACTERTIC CURVES |
| SS15A | RATING AND CHARACTERTIC CURVES |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SS1102LUA | 制造商:SECELECTRONICS 制造商全称:SECELECTRONICS 功能描述:Unipolar Hall Switch-Low Sensitivity |
| SS1103 | 制造商:SECELECTRONICS 制造商全称:SECELECTRONICS 功能描述:Unipolar Hall-Effect Digital Switch |
| SS1104 | 制造商:SECELECTRONICS 制造商全称:SECELECTRONICS 功能描述:Unipolar Hall Switch-Low Sensitivity |
| SS1104-A-125-BG | 制造商:Carling Technologies 功能描述: |
| SS1104-BG | 制造商:Carling Technologies 功能描述: |
发布紧急采购，3分钟左右您将得到回复。