- 您现在的位置：买卖IC网 > PDF目录374928 > SSD1801AV (Electronic Theatre Controls, Inc.) LCD Segment / Common Driver with Controller for Character Display System PDF资料下载
参数资料
| 型号： | SSD1801AV |
| 厂商： | Electronic Theatre Controls, Inc. |
| 英文描述： | LCD Segment / Common Driver with Controller for Character Display System |
| 中文描述： | LCD段/通用驱动器与控制器的字符显示系统 |
| 文件页数： | 13/42页 |
| 文件大小： | 762K |
| 代理商： | SSD1801AV |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页
SOLOMON
Rev 1
.
1
01/2003
SSD1801 Series
12
FUNCTIONAL BLOCK DESCRIPTIONS
Command Decoder and Command Interface
This module determines whether the input data is interpreted as data or command. Data is directed to this module
based upon the input of the D/C pin. If D/C is high, data is written to internal memories (DDRAM, CGRAM,
ICONRAM). If D/C is low, the input at D
7
-D
0
is interpreted as a Command and it will be decoded and be written to
the corresponding command register.
MPU Parallel 6800-series Interface in 8 bits bus mode
The parallel interface consists of 8 bi-directional data pins (D
7
-D
0
), R/W (
WR
), D/C , E(
RD
),CS. R/W (
WR
)
input high indicates a read operation from the internal RAM (DDRAM, CGRAM and ICONRAM). R/W (
WR
) input low
indicates a write operation to internal RAM (DDRAM, CGRAM and ICONRAM) or Internal Command Registers
depending on the status of D/C input. The E(
RD
) input serves as data latch signal (clock) when high provided that
CS are low. Refer to Figure 20 for Parallel Interface Timing Diagram of 6800-series microprocessors.
In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline
processings are internally performed which require the insertion of a dummy read before the first actual display data
read. This is shown in Figure 4 below. The dummy read make the address counter (AC) increased by 1. So it is
recommended to set address again before writing. The consecutive read after the dummy read are also the valid
data. The instruction read cycle is not supported and it is regarded as a no operation cycle.
MPU Parallel 8080-series Interface in 8 bits bus mode
The parallel interface consists of 8 bi-directional data pins (D
7
-D
0
), R/W (
WR
), D/C , E(
RD
),CS. E(
RD
) input
serves as data read latch signal (clock) when low provided that CS is low whether it is Command write or internal
RAM read/ write is controlled by D/C . R/W (
WR
) input serves as data write latch signal (clock) when low provided
that CS is low. Refer to Figure 21 for Parallel Interface Timing Diagram of 8080-series microprocessor.
Similar to 6800-series interface, a dummy read is also required before the first actual display data read.
4-bit MPU Parallel 6800/8080-Series Interface
The control of 4-bit bus mode is exactly the same as 8-bit bus mode except 2 consecutive access (read/ write) is
needed to read/ write 8 bits data. For write operation, upper order bits are written before the low order bits, and low
order bits are always read before the upper order bit in read transaction.
MPU Serial Interface
The serial interface consists of serial clock SCK (D
6
), serial data SDA (D
7
), D/C , CS. SDA is shifted into a 8-bit
shift register on every rising edge of SCK in the order of D
7
, D
6
, ... D
0
. D/C is sampled on every eighth clock to
determine whether the data byte in the shift register is written to the internal RAM (DDRAM, CGRAM, ICONRAM) or
command register at the same clock.
Oscillator Circuit
This module is an On-Chip low power RC oscillator circuitry. The oscillator generates the clock for the DC-DC
voltage converter. This clock is also used in the Display Timing Generator.
ADDRESS COUNTER (AC)
Address Counter (AC) in SSD1801 stores DDRAM/ CGRAM/ ICONRAM address. After writing into or reading
from DDRAM/ CGRAM/ ICONRAM. AC is automatically increased by 1. There is only one address counter and stores
the address among DDRAM / CGRAM / ICONRAM.
相关PDF资料 |
PDF描述 |
|---|---|
| SSD1801Z | LCD Segment / Common Driver with Controller for Character Display System |
| SSD1812 | LCD Segment / Common Driver with Controller CMOS |
| SSD1812TR | LCD Segment / Common Driver with Controller CMOS |
| SSD1812Z | LCD Segment / Common Driver with Controller CMOS |
| SSD1815 | SEMICONDUCTOR TECHNICAL DATA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SSD1801Z | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LCD Segment / Common Driver with Controller for Character Display System |
| SSD1805 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:132 x 68 STN LCD Segment / Common Monochrome Driver with Controller |
| SSD1805TR1 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:132 x 68 STN LCD Segment / Common Monochrome Driver with Controller |
| SSD1805Z | 制造商:未知厂家 制造商全称:未知厂家 功能描述:132 x 68 STN LCD Segment / Common Monochrome Driver with Controller |
| SSD1809 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LCD SEGMENT / COMMON DRIVER WITH CONTROLLER CMOS |
发布紧急采购，3分钟左右您将得到回复。