- 您现在的位置：买卖IC网 > PDF目录374928 > SSD1801Z (Electronic Theatre Controls, Inc.) LCD Segment / Common Driver with Controller for Character Display System PDF资料下载
参数资料
| 型号： | SSD1801Z |
| 厂商： | Electronic Theatre Controls, Inc. |
| 英文描述： | LCD Segment / Common Driver with Controller for Character Display System |
| 中文描述： | LCD段/通用驱动器与控制器的字符显示系统 |
| 文件页数： | 21/42页 |
| 文件大小： | 762K |
| 代理商： | SSD1801Z |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页
SOLOMON
Rev 1
.
1
01/2003
SSD1801 Series
20
Reset Circuit
This block includes Power On Reset circuitry and the Reset pin RES . Both of these having the same reset
Software control of 1/4 and 1/5 bias ratio to match the characteristic of LCD panel.
function. Once RES receives a negative reset pulse, all internal circuitry will start to initialize. Minimum pulse width
for completing the reset sequence is 10ms.
The status of the chip after reset is given by:
1. Display/ cursor/ blink is turned OFF
2. 2-line display mode
3. Power control register is set to 000b
4. Oscillator is OFF
5. Power save is OFF
6. CGRAM is not used
7. Shift register data clear in serial interface
8. Bias ratio is set to 1/5
9. Address counter is set to 00h
10. Normal scan direction of the COM outputs
11. Contrast control register is set to 00h
12. Test mode is turned OFF
13. In case of 4-bit interface mode selection, SSD1801 considers the 1st 4-bit data from MPU as the
high order bits.
14. The 1st line of display is the address 00h-0Fh.
Display Data Latch
A series of registers carrying the display signal information. For SSD1801, there are 105 latches (80 + 25) for
holding the data, which will be fed to the HV Buffer Cell and Level Selector to output the required voltage levels.
Level Selector
Level Selector is a control of the display synchronization. Display voltage can be separated into two sets and
used with different cycles. Synchronization is important since it selects the required LCD voltage level to the HV
Buffer Cell, which in turn outputs the COM or SEG LCD waveform.
HV Buffer Cell (Level Shifter)
Buffer Cell work as a level shifter which translates the low voltage output signal to the required driving voltage.
The output is shifted out with an internal FRM clock which comes from the Display Timing Generator. The voltage
levels are given by the level selector which is synchronized with the internal M signal.
相关PDF资料 |
PDF描述 |
|---|---|
| SSD1812 | LCD Segment / Common Driver with Controller CMOS |
| SSD1812TR | LCD Segment / Common Driver with Controller CMOS |
| SSD1812Z | LCD Segment / Common Driver with Controller CMOS |
| SSD1815 | SEMICONDUCTOR TECHNICAL DATA |
| SSD1815T1R | SEMICONDUCTOR TECHNICAL DATA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SSD1805 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:132 x 68 STN LCD Segment / Common Monochrome Driver with Controller |
| SSD1805TR1 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:132 x 68 STN LCD Segment / Common Monochrome Driver with Controller |
| SSD1805Z | 制造商:未知厂家 制造商全称:未知厂家 功能描述:132 x 68 STN LCD Segment / Common Monochrome Driver with Controller |
| SSD1809 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LCD SEGMENT / COMMON DRIVER WITH CONTROLLER CMOS |
| SSD1809T | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LCD SEGMENT / COMMON DRIVER WITH CONTROLLER CMOS |
发布紧急采购，3分钟左右您将得到回复。