参数资料
型号: SST89E54RD2A-40-C-TQJE
元件分类: 微控制器/微处理器
英文描述: 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP44
封装: ROHS COMPLIANT, MS-026ACB, TQFP-44
文件页数: 39/78页
文件大小: 1671K
代理商: SST89E54RD2A-40-C-TQJE
44
Data Sheet
FlashFlex MCU
SST89E54RD2A/RDA / SST89E58RD2A/RDA
2008 Silicon Storage Technology, Inc.
S71339-02-000
02/08
6.1.2 Automatic Address Recognition
Automatic Address Recognition helps to reduce the MCU
time and power required to talk to multiple serial devices.
Each device is hooked together sharing the same serial
link with its own address. In this configuration, a device is
only interrupted when it receives its own address, thus
eliminating the software overhead to compare addresses.
This same feature helps to save power because it can be
used in conjunction with idle mode to reduce the system’s
overall power consumption. Since there may be multiple
slaves hooked up serial to one master, only one slave
would have to be interrupted from idle mode to respond to
the master’s transmission. Automatic Address Recognition
(AAR) allows the other slaves to remain in idle mode while
only one is interrupted. By limiting the number of interrup-
tions, the total current draw on the system is reduced.
There are two ways to communicate with slaves: a group of
them at once, or all of them at once. To communicate with a
group of slaves, the master sends out an address called
the given address. To communicate with all the slaves, the
master sends out an address called the “broadcast”
address.
AAR can be configured as mode 2 or 3 (9-bit modes) and
setting the SM2 bit in SCON. Each slave has its own SM2
bit set waiting for an address byte (9th bit = 1). The Receive
Interrupt (RI) flag will only be set when the received byte
matches either the given address or the broadcast
address. Next, the slave then clears its SM2 bit to enable
reception of the data bytes (9th bit = 0) from the master.
When the 9th bit = 1, the master is sending an address.
When the 9th bit = 0, the master is sending actual data.
If mode 1 is used, the stop bit takes the place of the 9th bit.
Bit RI is set only when the received command frame
address matches the device’s address and is terminated
by a valid stop bit. Note that mode 0 cannot be used. Set-
ting SM2 bit in the SCON register in mode 0 will have no
effect.
Each slave’s individual address is specified by SFR
SADDR. SFR SADEN is a mask byte that defines “don’t
care” bits to form the given address when combined with
SADDR. See the example below:
6.1.2.1 Using the Given Address to Select Slaves
Any bits masked off by a 0 from SADEN become a “don’t
care” bit for the given address. Any bit masked off by a 1,
becomes ANDED with SADDR. The “don’t cares” provide
flexibility in the user-defined addresses to address more
slaves when using the given address.
Shown in the example above, Slave 1 has been given an
address of 1111 0001 (SADDR). The SADEN byte has
been used to mask off bits to a given address to allow more
combinations of selecting Slave 1 and Slave 2. In this case
for the given addresses, the last bit (LSB) of Slave 1 is a
“don’t care” and the last bit of Slave 2 is a 1. To communi-
cate with Slave 1 and Slave 2, the master would need to
send an address with the last bit equal to 1 (e.g. 1111
0001) since Slave 1’s last bit is a don’t care and Slave 2’s
last bit has to be a 1. To communicate with Slave 1 alone,
the master would send an address with the last bit equal to
0 (e.g. 1111 0000), since Slave 2’s last bit is a 1. See the
table below for other possible combinations.
If the user added a third slave such as the example below:
Slave 1
SADDR
=
1111 0001
SADEN
=
1111 1010
GIVEN
=
1111 0X0X
Slave 2
SADDR
=
1111 0011
SADEN
=
1111 1001
GIVEN
=
1111 0XX1
Select Slave 1 Only
Slave 1
Given Address
Possible Addresses
1111 0X0X
1111 0000
1111 0100
Select Slave 2 Only
Slave 2
Given Address
Possible Addresses
1111 0XX1
1111 0111
1111 0011
Select Slaves 1 and 2
Slaves 1 and 2
Possible Addresses
1111 0001
1111 0101
Slave 3
SADDR =
1111
1001
SADEN =
1111
0101
GIVEN
=
1111 X0X1
相关PDF资料
PDF描述
SST89E54RD2A-40-I-TQJE 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP44
STM8L151C8T3STM8L151C8T3 8-BIT, FLASH, 16 MHz, RISC MICROCONTROLLER, PQFP48
ST7FLITE10BF0B6 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP20
ST7FLITE10BY0B3 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP16
ST7FLITE19BF0U3TR 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQCC20
相关代理商/技术参数
参数描述
SST89E54RD2A-40-C-TQJE-T 功能描述:8位微控制器 -MCU 4.5-5.5V FL Flex 8B 8051 Microcontroller RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
SST89E54RD2RD 制造商:SST 制造商全称:Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU
SST89E54RD2-RD 制造商:SST 制造商全称:Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU
SST89E54RD-33-C-PIE 功能描述:8位微控制器 -MCU 24KB+1KB 33MHz RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
SST89E54RD-40-C-PI 制造商:SST 制造商全称:Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU