参数资料
型号: ST6263BM1/XXX
厂商: STMICROELECTRONICS
元件分类: 微控制器/微处理器
英文描述: 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO20
封装: 0.300 INCH, PLASTIC, SOP-20
文件页数: 2/83页
文件大小: 1809K
代理商: ST6263BM1/XXX
10/83
ST6253C ST6263C ST6263B ST6260C ST6260B
MEMORY MAP (Cont’d)
1.3.6
Data
RAM/EEPROM
Bank
Register
(DRBR)
Address: E8h
Write only
Bit 7-5 = These bits are not used
Bit 4 - DRBR4. This bit, when set, selects RAM
Page 2.
Bit 3-2 - Reserved. These bits are not used.
Bit 1 - DRBR1. This bit, when set, selects
EEPROM Page 1, when available.
Bit 0 - DRBR0. This bit, when set, selects
EEPROM Page 0, when available.
The selection of the bank is made by programming
the Data RAM Bank Switch register (DRBR regis-
ter) located at address E8h of the Data Space ac-
cording to Table 1. No more than one bank should
be set at a time.
The DRBR register can be addressed like a RAM
Data Space at the address E8h; nevertheless it is
a write only register that cannot be accessed with
single-bit operations. This register is used to select
the desired 64-byte RAM/EEPROM bank of the
Data Space. The bank number has to be loaded in
the DRBR register and the instruction has to point
to the selected location as if it was in bank 0 (from
00h address to 3Fh address).
This register is not cleared during the MCU initiali-
zation, therefore it must be written before the first
access to the Data Space bank region. Refer to
the Data Space description for additional informa-
tion. The DRBR register is not modified when an
interrupt or a subroutine occurs.
Notes :
Care is required when handling the DRBR register
as it is write only. For this reason, it is not allowed
to change the DRBR contents while executing in-
terrupt service routine, as the service routine can-
not save and then restore its previous content. If it
is impossible to avoid the writing of this register in
interrupt service routine, an image of this register
must be saved in a RAM location, and each time
the program writes to DRBR it must write also to
the image register. The image register must be
written first, so if an interrupt occurs between the
two instructions the DRBR is not affected.
In DRBR Register, only 1 bit must be set. Other-
wise two or more pages are enabled in parallel,
producing errors.
Care must also be taken not to change the
EPROM page (when available) when the parallel
writing mode is set for the EPROM, as defined in
EECTL register.
Table 3Data RAM Bank Register Set-up
7
0
-
DRBR
4
-
DRBR
1
DRBR
0
DRBR
ST62T53C
ST62T60C/E60C
ST62T63C
00
None
01
Not Available
EEPROM Page 0
02
Not Available
EEPROM Page 1
Not Available
08
Not Available
10h
RAM Page 2
other
Reserved
相关PDF资料
PDF描述
ST6253CM3/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO20
ST6253CM1/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO20
ST62P60CM3/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO20
ST62P53CM1/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO20
ST62T60CB6 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PDIP20
相关代理商/技术参数
参数描述
ST6263BM3 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, SAFE RESET, AUTO-RELOAD TIMER, EEPROM AND SPI
ST6263BM3/XXX 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, SAFE RESET, AUTO-RELOAD TIMER, EEPROM AND SPI
ST6263BM6 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, SAFE RESET, AUTO-RELOAD TIMER, EEPROM AND SPI
ST6263BM6/XXX 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, SAFE RESET, AUTO-RELOAD TIMER, EEPROM AND SPI
ST6263C 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-BIT MICROCONTROLLER ( MCU ) WITH OTP. ROM. FASTROM. EPROM. A/D CONVERTER. SAFE RESET. AUTO-RELOAD TIMER. EEPROM AND SPI