- 您现在的位置：买卖IC网 > PDF目录69351 > ST62T30BM3 (STMICROELECTRONICS) 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PDSO28 PDF资料下载
参数资料
| 型号： | ST62T30BM3 |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PDSO28 |
| 封装： | 0.300 INCH, PLASTIC, SOP-28 |
| 文件页数： | 44/84页 |
| 文件大小： | 1858K |
| 代理商： | ST62T30BM3 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页当前第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页
Obsolete
Product(s)
- Obsolete
Product(s)
Obsolete
Product(s)
- Obsolete
Product(s)
49/84
ST62T30B ST62E30B
CENTRAL COUNTER (Cont’d)
4.3.1.3 Capture functions
Content of the counter CT can always be down-
loaded (captured) into the CP register at selecta-
ble event occurrence on pins CP1 and CP2, while
capture in RLCP is possible only when the bit
RELOAD is cleared.
Capture functions with RELOAD cleared are used
for period or pulse width measurements with input
CP2, or for phase measurements between two
signals on CP1 and CP2, with the counter in free
running mode. In these modes, counter values by
the two events occurence are stored into RLCP
and CP and the counter remains in free running
mode.
Capture functions with RELOAD set, are used for
same application purpose, but in that case, the
first event reloads the counter from RLCP while
the second event captures the counter content
into the CP register. Therefore, the counter is not
in free running mode for other functions since the
down counting start is initiated by either CP1, CP2
or RUNRES event according to RLDSEL1 and
RLDSEL2 bit.
4.3.2 SIGNAL GENERATION MODES
4.3.2.1 Output modes
Any
positive
comparison
to
0000h
or
MASK&CMP, and any overflow occurence can be
used to control the OVF or PWM output pins in
various modes defined by bits OVFMD, PWMPOL,
PWMEN and PWMMD.
PWM pin output modes
OVF pin output modes
* The OVF pin is reset by clearing the flag OVF-
FLG.
4.3.2.2 Frequency and duty cycles on PWM
pins
In Set/Reset mode (PWMMD=0), the period on the
PWM pin is the time between two matched
masked comparison to 0000h, at which PWM pin
is set (PWMPOL=1) or reset (PWMPOL=0). As
long as no reload function from RLCP is performed
(RELOAD bit cleared) and no mask is used, this
value is 216 x Psc x Tclk. If, on the contrary, reload
function or a mask are used, the frequency is con-
trolled through the RLCP and MASK values (Fig-
ure 28). The condition to reset (PWMPOL=1) or
set back (PWMPOL=0) PWM pin is a matched
masked comparison to CMP. Given a RLCP and
MASK values within the Table 17, CMP defines
the duty cycle.
In Toggle mode (PWMMD=1), PWM pin changes
of state at each positive masked comparison to
CMP value. The frequency is half the frequency in
Set/Reset mode and the duty-cycle is always 50%.
Note : In PWM mode, the value of CMP register
should not be equal to zero.
4.3.2.3 Frequency and duty cycles on OVF pin
OVF pin activation is directed by the timer overflow
occurence and therefore its frequency depends
only of the downcounting time from the reload val-
ue to 0000h. This means its period is equal to T=
(RLCP+1) x Psc x Tclk in Set/Reset mode and 2 x
(RLCP+1) x Psc x Tclk in Toggle mode.
Duty cycle is controlled in Set/Reset mode
(OVFMD cleared) by software, since OVF pin can
be reset only by clearing the OVFFLG bit. In toggle
mode (OVFMD set), the duty cycle is always 50%.
Table 18. Achievable periods on PWM pin
Note: n is the position of the most significant bit of MASK value.
MASK & CNT
= 0000h
x
no
yes
no
yes
X
MASK&CT=
MASK&CMP
x
yes
no
yes
no
yes
PWMEN
0
1
PWMMD
X
0
1
PWMPOL
0
1
0
1
X
PWM pin
0
1
Reset Set Set Reset Toggle
Zero overflow (OVFFLG)
1
OVFMD
0
1
OVF pin
Set*
Toggle
Mask value
FFFFh
xxxxh
Period in Set/Reset mode (PWMMD=0)
(RLCP+1) x Psc x Tclk
2
(n+1) x Psc x Tclk
Period in Toggle mode (PWMMD=1)
2 x (RLCP+1) x Psc x Tclk
2 x 2 (n+1) x Psc x Tclk
相关PDF资料 |
PDF描述 |
|---|---|
| ST6230BM1/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO28 |
| ST62T32BB6 | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, CDIP42 |
| ST62T32BB3 | 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, CDIP42 |
| ST6232BB1/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP42 |
| ST6232BQ6/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP42 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST62T30BM6 | 功能描述:8位微控制器 -MCU OTP EPROM 8K SPI/UAR RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ST62T32BB6 | 功能描述:8位微控制器 -MCU OTP EPROM 8K SPI/UAR RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ST62T32BQ6 | 功能描述:8位微控制器 -MCU OTP EPROM 8K SPI/UAR RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ST62T35BQ6 | 功能描述:8位微控制器 -MCU OTP EPROM 8K RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ST62T40BQ6 | 功能描述:8位微控制器 -MCU OTP EPROM 8K SPI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。