- 您现在的位置：买卖IC网 > PDF目录69351 > ST62T32BB3 (STMICROELECTRONICS) 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, CDIP42 PDF资料下载
参数资料
| 型号： | ST62T32BB3 |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, CDIP42 |
| 封装： | CERAMIC, SDIP-42 |
| 文件页数： | 51/83页 |
| 文件大小： | 1815K |
| 代理商： | ST62T32BB3 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页当前第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页
Obsolete
Product(s)
- Obsolete
Product(s)
Obsolete
Product(s)
- Obsolete
Product(s)
55/83
ST62T32B ST62E32B
CONTROL REGISTERS (Cont’d)
Status Control Register 4 (SCR4)
Address: E3h - Read/Write/Clear only
Bit7- Bit4 = Reserved, set to 0.
Bit 3 = OVFPOL.
Overflow Output Polarity. This bit
defines the polarity for the Overflow Output OVF.
When 0, OVF is set on every overflow event if en-
abled in Set mode (OVFEN = 1, OVFMD = 0). The
reset state of OVF is 0.
When 1, OVF is reset on every overflow event if
enabled in Set mode.
The reset state of OVF is 1.
Bit 2 = OVFEN.
Overflow Output Enable. This bit
enables the Overflow output OVF. When 0 the
Overflow output is disabled: if OVFPOL = 0, the
state of OVF is 0, if OVFPOL = 1, the state of
OVF = 1.The Overflow Output is enabled when
this bit = 1, it must be set to use the OVF output.
Bit 1 = PWMPOL.
PWM Output Polarity. This bit
defines the polarity for the PWM Output PWM.
When 0, PWM is set on every Masked-Counter
Zero event and is reset on a Masked-Compare if
enabled in Set/Reset mode (PWMEN = 1, PWM-
MD = 0).
The reset state of PWM pin is 0 When 1, OVF is
set on every Masked-Compare event and is reset
on a Masked-Counter Zero event if enabled in
Set/Reset mode (PWMEN = 1, PWMMD = 0).
The reset state of PWM is 1.
Bit 0 = PWMEN.
PWM Output Enable. This bit en-
ables the PWM output PWM. When 0 the PWM
output is disabled: if PWMPOL = 0, the state of
PWM is 0, if PWMPOL = 1, the state of PWM = 1.
The PWM Output is enabled when this bit = 1, it
must be set to use the PWM output.
Notes:
A Masked-Compare is the logical AND of the Mask
Register MASK with the Counter Register CT,
compared with the logical AND of the compare
Register CMP: [(MASK & CT) = (MASK&CMP)].
A Masked-Counter Zero is the logical AND of the
Mask Register MASK with the Counter Register
CT, compared with zero: [(MASK & CT) = 0000h].
4.3.6 16-BIT REGISTERS
Note: Care must be taken when using single-bit
instructions (RES/SET/INC/DEC) 16-bit registers
(RLCP, CP, CMP, MSK) since these instructions
imply a READ-MODIFY-WRITE operation on the
register. As the ST6 is based on a 8-bit architec-
ture, to write a 16-bit register, the high byte must
be written first to an intermediate register (latch
register) and the whole 16-bit register is loaded at
the same time as the low byte is written. A WRITE
operation of the HIGH byte is performed on the in-
termediate register (latch register) but a READ op-
eration of the HIGH byte is directly performed on
the 16-bit register (last loaded value). As a conse-
quence, it is always mandatory to write the LOW
byte before any single-bit instruction on the HIGH
byte in order to load the value set in the intermedi-
ate register to the 16-bit register (refresh the 16-bit
register).
Example:
The following sequence is NOT GOOD:
ldi t16cmph, 055h
ldi t16cmpl, 000h
; t16cmp (16-bit register)=5500h
ldi t16cmph, 0AAh
; t16cmp (16-bit register)=5500h
inc t16cmph
; t16cmp (16-bit register)=5500h
ldi t16cmpl, 000h
; t16cmp (16-bit register)=5600h
; and NOT AB00h
The CORRECT sequence is:
ldi t16cmph, 055h
ldi t16cmpl, 000h
; t16cmp (16-bit register)=5500h
ldi t16cmph, 0AAh
; t16cmp (16-bit register)=5500h
ldi t16cmpl, 000h
; t16cmp (16-bit register)=AA00h
inc t16cmph
; t16cmp (16-bit register)=AA00h
ldi t16cmpl, 000h
;t16cmp (16-bit register)=AB00h
70
Res.
Res. Res. Res.
OVFP
OL
OVFE
N
PMPO
L
PWM
EN
相关PDF资料 |
PDF描述 |
|---|---|
| ST6232BB1/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP42 |
| ST6232BQ6/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP42 |
| ST6232BQ3/XXX | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PQFP42 |
| ST62T52BB6 | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PDIP16 |
| ST62T62CB6 | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PDIP16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST62T32BB6 | 功能描述:8位微控制器 -MCU OTP EPROM 8K SPI/UAR RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ST62T32BQ6 | 功能描述:8位微控制器 -MCU OTP EPROM 8K SPI/UAR RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ST62T35BQ6 | 功能描述:8位微控制器 -MCU OTP EPROM 8K RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ST62T40BQ6 | 功能描述:8位微控制器 -MCU OTP EPROM 8K SPI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ST62T42BQ6 | 功能描述:8位微控制器 -MCU OTP EPROM 8K SPI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。