- 您现在的位置：买卖IC网 > PDF目录385871 > ST70135 (意法半导体) ASCOTTM DMT TRANSCEIVER PDF资料下载
参数资料
| 型号： | ST70135 |
| 厂商： | 意法半导体 |
| 英文描述： | ASCOTTM DMT TRANSCEIVER |
| 中文描述： | ASCOTTM大唐收发器 |
| 文件页数： | 17/29页 |
| 文件大小： | 198K |
| 代理商： | ST70135 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
ST70135A
17/29
Figure 14 :
Timing (Utopia 1 Receive Interface)
Pin Description
Note
When RxEnb is asserted, the ST70135A reads data from its internal fifo and presents it on RxData and
RxSOC oneach low-to-hightransition of RxClk, ie theATM layer chip samples all RxData and RxSOC on
the rising edge of RxSOC on the rising edge of RxClk.
1. Active low signal
Pin Description
Note
1. Active low signal
Name
Type
Meaning
Usage
Remark
RxClav
O
Receive Cell available
Signals to the ATM chip that the ST70135A
has a cell ready for transfer
Remains active for the entire
cell transfer
RxEnb
1
I
Receive Enable
Signals to the ST70135A that the ATM chip
will sample and accept data during next
clock cycle
RxData and RxSOC could be
tri-state when RxEnb* is
inactive (high). Active low
signal
RxClk
I
Receive Byte Clock
Gives the timing signal for the transfer,
generated by ATM layer chip.
RxData
O
Receive Data (8bits)
ATM cell data, from ST70135A chip to ATM
chip, byte wide. Rx Data [7] is the MSB.
RxSOC
O
Receive Start Cell
Identifies the cell boundary on RxData
Indicate to the ATM layer
chip that RxData contains
the first valid byte of a cell.
RxRef
1
O
Reference Clock
8 kHz clock transported over the network
Active low signal
Name
Type
Meaning
Usage
Remark
TxClav
O
Transmit Cell
available
Signals to the ATM chip that the physical
layer chip is ready to accept a complete cell
Remains active for the entire
cell transfer
TxEnb
1
I
Transmit Enable
Signals to the ST70135A that TxData and
TxSOC are valid
TxClk
I
Transmit Byte Clock
Gives the timing signal for the transfer,
generated by ATM layer chip.
TxData
I
Transmit Data (8bits)
ATMcell data, from ATM layerchip to
ST70135A, byte wide. TxData [7] is theMSB.
TxSOC
I
Transmit Start of Cell
Identifies the cell boundary on TxData
TxData contains the first
valid byte of the cell.
TxRef
1
I
Reference Clock
8kHz clock from the ATMlayer chip
RxCLK
RxSOC
RxENB
X
H1
H2
P44
P45
P47
P48
X
P46
RxDATA
RxCLAV
相关PDF资料 |
PDF描述 |
|---|---|
| ST70135A | ASCOTTM DMT TRANSCEIVER |
| ST70136 | CPE ADSL ANALOG FRONT END |
| ST70136B | CPE ADSL ANALOG FRONT END |
| ST70136G | CPE ADSL ANALOG FRONT END |
| ST70137 | UNICORNTM PCI & USB CONTROLLERLESS ADSL DMT TRANSCEIVER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST70135A | 制造商:STMicroelectronics 功能描述:Modem Chip Single 144-Pin PQFP |
| ST70136 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:CPE ADSL ANALOG FRONT END |
| ST70136B | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:CPE ADSL ANALOG FRONT END |
| ST70136G | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:CPE ADSL ANALOG FRONT END |
| ST70136Q | 功能描述:射频无线杂项 ADSL Analg Front-End RoHS:否 制造商:Texas Instruments 工作频率:112 kHz to 205 kHz 电源电压-最大:3.6 V 电源电压-最小:3 V 电源电流:8 mA 最大功率耗散: 工作温度范围:- 40 C to + 110 C 封装 / 箱体:VQFN-48 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。