参数资料
型号: ST72C314J4T1XXX
厂商: STMICROELECTRONICS
元件分类: 微控制器/微处理器
英文描述: 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44
封装: TQFP-44
文件页数: 136/153页
文件大小: 2235K
代理商: ST72C314J4T1XXX
ST72334J/N, ST72314J/N, ST72124J
83/153
SERIAL PERIPHERAL INTERFACE (Cont’d)
STATUS REGISTER (SR)
Read Only
Reset Value: 0000 0000 (00h)
Bit 7 = SPIF
Serial Peripheral data transfer flag.
This bit is set by hardware when a transfer has
been completed. An interrupt is generated if
SPIE=1 in the CR register. It is cleared by a soft-
ware sequence (an access to the SR register fol-
lowed by a read or write to the DR register).
0: Data transfer is in progress or has been ap-
proved by a clearing sequence.
1: Data transfer between the device and an exter-
nal device has been completed.
Note: While the SPIF bit is set, all writes to the DR
register are inhibited.
Bit 6 = WCOL
Write Collision status.
This bit is set by hardware when a write to the DR
register is done during a transmit sequence. It is
cleared by a software sequence (see Figure 46).
0: No write collision occurred
1: A write collision has been detected
Bit 5 = Unused.
Bit 4 = MODF
Mode Fault flag.
This bit is set by hardware when the SS pin is
pulled low in master mode (see Section 14.4.4.5
"Master Mode Fault" on page 79). An SPI interrupt
can be generated if SPIE=1 in the CR register.
This bit is cleared by a software sequence (An ac-
cess to the SR register while MODF=1 followed by
a write to the CR register).
0: No master mode fault detected
1: A fault in master mode has been detected
Bits 3-0 = Unused.
DATA I/O REGISTER (DR)
Read/Write
Reset Value: Undefined
The DR register is used to transmit and receive
data on the serial bus. In the master device only a
write to this register will initiate transmission/re-
ception of another byte.
Notes: During the last clock cycle the SPIF bit is
set, a copy of the received data byte in the shift
register is moved to a buffer. When the user reads
the serial peripheral data I/O register, the buffer is
actually being read.
Warning:
A write to the DR register places data directly into
the shift register for transmission.
A read to the the DR register returns the value lo-
cated in the buffer and not the contents of the shift
register (See Figure 43 ).
70
SPIF
WCOL
-
MODF
-
70
D7
D6
D5
D4
D3
D2
D1
D0
相关PDF资料
PDF描述
ST72C334J4T1XXX 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44
ST72C334N4B3XXX 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP56
ST72321BAR6T7/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP64
ST72321BR6T7/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP64
ST72321BAR7TC/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP64
相关代理商/技术参数
参数描述
ST72C314J4T6 功能描述:8位微控制器 -MCU Flash 16K SPI/SCI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ST72C314J4T6 PROGRAMMED 制造商:STMicroelectronics 功能描述:MCU 8-bit ST7 CISC 16KB Flash 3.3V/5V 44-Pin TQFP Tray
ST72C314J4T6E 制造商:STMicroelectronics 功能描述:16K TQFP44 LEADFREE - Trays
ST72C314J4T6TR 制造商:STMicroelectronics 功能描述:
ST72C314N2B6 功能描述:8位微控制器 -MCU Flash 16K SPI/SCI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT