参数资料
型号: ST72F621J4B1
厂商: STMICROELECTRONICS
元件分类: 微控制器/微处理器
英文描述: 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP42
封装: 0.600 INCH, LEAD FREE, SHRINK, PLASTIC, DIP-42
文件页数: 101/139页
文件大小: 1264K
代理商: ST72F621J4B1
ST7262xxx
64/139
Doc ID 6996 Rev 5
SERIAL PERIPHERAL INTERFACE (Cont’d)
10.4.8 Register Description
CONTROL REGISTER (SPICR)
Read/Write
Reset Value: 0000 xxxx (0xh)
Bit 7 = SPIE Serial Peripheral Interrupt Enable.
This bit is set and cleared by software.
0: Interrupt is inhibited
1: An SPI interrupt is generated whenever
SPIF=1, MODF=1 or OVR=1 in the SPICSR
register
Bit 6 = SPE Serial Peripheral Output Enable.
This bit is set and cleared by software. It is also
cleared by hardware when, in master mode, SS=0
(see
(MODF)). The SPE bit is cleared by reset, so the
SPI peripheral is not initially connected to the ex-
ternal pins.
0: I/O pins free for general purpose I/O
1: SPI I/O pin alternate functions enabled
Bit 5 = SPR2 Divider Enable.
This bit is set and cleared by software and is
cleared by reset. It is used with the SPR[1:0] bits to
set the baud rate. Refer to Table 18 SPI Master
0: Divider by 2 enabled
1: Divider by 2 disabled
Note: This bit has no effect in slave mode.
Bit 4 = MSTR Master Mode.
This bit is set and cleared by software. It is also
cleared by hardware when, in master mode, SS=0
(see
0: Slave mode
1: Master mode. The function of the SCK pin
changes from an input to an output and the func-
tions of the MISO and MOSI pins are reversed.
Bit 3 = CPOL Clock Polarity.
This bit is set and cleared by software. This bit de-
termines the idle state of the serial Clock. The
CPOL bit affects both the master and slave
modes.
0: SCK pin has a low level idle state
1: SCK pin has a high level idle state
Note: If CPOL is changed at the communication
byte boundaries, the SPI must be disabled by re-
setting the SPE bit.
Bit 2 = CPHA Clock Phase.
This bit is set and cleared by software.
0: The first clock transition is the first data capture
edge.
1: The second clock transition is the first capture
edge.
Note: The slave must have the same CPOL and
CPHA settings as the master.
Bits 1:0 = SPR[1:0] Serial Clock Frequency.
These bits are set and cleared by software. Used
with the SPR2 bit, they select the baud rate of the
SPI serial clock SCK output by the SPI in master
mode.
Note: These 2 bits have no effect in slave mode.
Table 18. SPI Master mode SCK Frequency
70
SPIE
SPE
SPR2
MSTR
CPOL
CPHA
SPR1
SPR0
SPR2
SPR1
SPR0
Serial Clock
(fCPU = 8MHz)
Serial Clock
(fCPU= 4MHz)
SCK
10
0
fCPU/4
fCPU/2
2 MHz
00
0
fCPU/8
fCPU/4
1 MHz
00
1
fCPU/16
fCPU/8
0.5 MHz
11
0
fCPU/32
fCPU/16
0.25 MHz
01
0
fCPU/64
fCPU/32
125 kHz
01
1
fCPU/128
fCPU/64
62.5 kHz
相关PDF资料
PDF描述
ST72621K4B1 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP32
ST72P324BJ6TA/XXXRE 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP44
ST72P324BK6TA/XXXRE 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP32
ST72F324BK2TCRS 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP32
ST72F324BK4TCRS 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP32
相关代理商/技术参数
参数描述
ST72F621J4D0 功能描述:8位微控制器 -MCU Flash 16K USB/SPI/SC RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ST72F621J4T1 功能描述:8位微控制器 -MCU ST7262 Lo Spd USB 8B MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ST72F621K4B1 功能描述:8位微控制器 -MCU Flash 16K USB/SPI/SC RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ST72F621L4M1 功能描述:8位微控制器 -MCU Flash 16K USB/SPI/SC RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ST72F621L4M1 制造商:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER IC