参数资料
型号: ST72FSCR1R4T1
厂商: 意法半导体
英文描述: 8-BIT LOW-POWER, FULL-SPEED USB MCU WITH 16K FLASH, 768 RAM, SMARTCARD I/F, TIMER
中文描述: 8位低功耗,全速USB微控制器与16K的闪存,768内存,智能卡的I /楼,计时器
文件页数: 23/102页
文件大小: 1413K
代理商: ST72FSCR1R4T1
ST7SCR
23/102
7 INTERRUPTS
7.1 INTRODUCTION
The ST7 enhanced interrupt management pro-
vides the following features:
I
Hardware interrupts
I
Software interrupt (TRAP)
I
Nested or concurrent interrupt management
with flexible interrupt priority and level
management:
– Up to 4 software programmable nesting levels
– Up to 16 interrupt vectors fixed by hardware
– 3 non maskable events: TLI, RESET, TRAP
This interrupt management is based on:
– Bit 5 and bit 3 of the CPU CC register (I1:0),
– Interrupt software priority registers (ISPRx),
– Fixed interrupt vector addresses located at the
high addresses of the memory map (FFE0h to
FFFFh) sorted by hardware priority order.
This enhanced interrupt controller guarantees full
upward compatibility with the standard (not nest-
ed) ST7 interrupt controller.
7.2 MASKING AND PROCESSING FLOW
The interrupt masking is managed by the I1 and I0
bits of the CC register and the ISPRx registers
which give the interrupt software priority level of
each interrupt vector (see
Table 5
). The process-
ing flow is shown in
Figure 15
.
When an interrupt request has to be serviced:
– Normal processing is suspended at the end of
the current instruction execution.
– The PC, X, A and CC registers are saved onto
the stack.
– I1 and I0 bits of CC register are set according to
the corresponding values in the ISPRx registers
of the serviced interrupt vector.
– The PC is then loaded with the interrupt vector of
the interrupt to service and the first instruction of
the interrupt service routine is fetched (refer to
“Interrupt Mapping” table for vector addresses).
The interrupt service routine should end with the
IRET instruction which causes the contents of the
saved registers to be recovered from the stack.
Note
: As a consequence of the IRET instruction,
the I1 and I0 bits will be restored from the stack
and the program in the previous level will resume.
Table 5. Interrupt Software Priority Levels
Interrupt software priority
Level 0 (main)
Level 1
Level 2
Level 3 (= interrupt disable)
Figure 15. Interrupt Processing Flowchart
Level
Low
I1
1
0
0
1
I0
0
1
0
1
High
“IRET”
RESTORE PC, X, A, CC
FROM STACK
STACK PC, X, A, CC
LOAD I1:0 FROM INTERRUPT SW REG.
LOAD PC FROM INTERRUPT VECTOR
FETCH NEXT
INSTRUCTION
RESET
TLI
PENDING
INTERRUPT
I1:0
Y
N
Y
N
Y
N
Interrupt has the same or a
lower software priority
than current one
THE INTERRUPT
STAYS PENDING
I
s
t
EXECUTE
INSTRUCTION
1
相关PDF资料
PDF描述
ST72PSCR1R4T1 8-BIT LOW-POWER, FULL-SPEED USB MCU WITH 16K FLASH, 768 RAM, SMARTCARD I/F, TIMER
ST72SCR1x4M1 CKTBKR
ST72FSCR1x4M1 CKTBKR
ST72PSCR1x4M1 8-BIT LOW-POWER, FULL-SPEED USB MCU WITH 16K FLASH, 768 RAM, SMARTCARD I/F, TIMER
ST72SCR1x4T1 8-BIT LOW-POWER, FULL-SPEED USB MCU WITH 16K FLASH, 768 RAM, SMARTCARD I/F, TIMER
相关代理商/技术参数
参数描述
ST72P262M6/OZXTR 制造商:STMicroelectronics 功能描述:ST72P262M6/OZXTR
ST72P324TA/OBZTR 制造商:STMicroelectronics 功能描述:
ST72P324TA/OHXTR 制造商:STMicroelectronics 功能描述:
ST72P4T128M-A05AU 制造商:STEC Inc 功能描述:1GB,ECC,REG,DDR2-400,UNLEAD - Bulk
ST72T101G1B6 功能描述:8位微控制器 -MCU OTP EPROM 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT