- 您现在的位置：买卖IC网 > PDF目录243484 > STM8AF5188TBX (STMICROELECTRONICS) 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP48 PDF资料下载
参数资料
| 型号： | STM8AF5188TBX |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP48 |
| 封装： | 7 X 7 MM, ROHS COMPLIANT, LQFP-48 |
| 文件页数： | 15/120页 |
| 文件大小： | 2236K |
| 代理商： | STM8AF5188TBX |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页
STM8AF52/62xx, STM8AF51/61xx
Known limitations
Doc ID 14395 Rev 7
111/120
TTCM bit must be kept at 0 in the CAN_MCR register (time triggered communication mode
disabled).
Workaround
None.
13.7.4
beCAN transmitted data corruption
Description
The TGT bit can be set to 1 (CAN_MTSRH and CAN_MTSRL registers sent) even if the
device is not in time triggered communication mode (TTCM set to 1). This is due to the fact
that the CAN_MDLCR register reset value is undefined, causing the TGT bit to be set to 1
whatever the value of TTCM. This leads to the corruption of last two data bytes sent.
Workaround
TGT bit in CAN_MDLCR must be initialized to 0 (CAN_MTSRH and CAN_MTSRL registers
not sent).
13.7.5
be CAN read error in slow mode
Description
The read byte may be corrupted when the CPU is in slow mode and a FIFO read operation
is performed while a message transmission is ongoing. This happens because the
transmission mailboxes and the receive FIFOs share the same address/data lines for read
and write operations.
Workaround
To prevent this problem from occurring, the CPU clock must be the master clock
(CLK_CKDIVR[2:0] = 000b) when the user application starts reading the FIFO (CPU clock
divider changed to /1). After the FIFO read operation is complete, the CPU clock divider
(slow mode) could be applied again.
相关PDF资料 |
PDF描述 |
|---|---|
| SL15100ZI-XXXT | OTHER CLOCK GENERATOR, PDSO8 |
| SL15316ZI-XXX | OTHER CLOCK GENERATOR, PDSO16 |
| ST7PLITES2Y0M6 | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PDSO16 |
| ST7PLITE20F2B6 | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP20 |
| ST72521BR9T6/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| STM8AF5189 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Automotive 8-bit MCU, with up to 128 Kbytes Flash, data EEPROM |
| STM8AF5189TAY | 制造商:STMicroelectronics 功能描述: |
| STM8AF518A | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Automotive 8-bit MCU, with up to 128 Kbytes Flash, data EEPROM |
| STM8AF5198 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Automotive 8-bit MCU, with up to 128 Kbytes Flash, data EEPROM |
| STM8AF5198TAX | 制造商:STMicroelectronics 功能描述:AUTOMOTIVE 8-BIT MCU, WITH UP TO 128 KBYTES FLASH, EEPROM - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。