收藏本站
参数资料
型号： STPCI2HDYC
厂商： STMICROELECTRONICS
元件分类： 外设及接口
英文描述： MULTIFUNCTION PERIPHERAL, PBGA516
封装： PLASTIC, BGA-516
文件页数： 7/109页
文件大小： 2430K
代理商： STPCI2HDYC
STPC ATLAS
104/109
Issue 1.1 - March 23, 2004
6.6. DEBUG METHODOLOGY
In order to bring a STPC-based board to life with
the best efficiency, it is recommended to follow the
check-list described in this section.
6.6.1. POWER SUPPLIES
In parallel with the assembly process, it is useful to
get a bare PCB to check the potential short-
circuits between the various power and ground
planes. This test is also recommended when the
first boards are back from assembly. This will
avoid bad surprises in case of a short-circuit due
to a bad soldering.
When the system is powered, all power supplies,
including the PLL power pins must be checked to
be sure the right level is present. See Table 4-2 for
the exact supported voltage range:
VDD_CORE: 2.5V
VDD_xxxPLL: 2.5V
VDD: 3.3V
6.6.2. BOOT SEQUENCE
6.6.2.1. Reset input
The checking of the reset sequence is the next
step. The waveform of SYSRSTI# must complies
with the timings described in Figure 4-3. This
signal must not have glitches and must stay low
until the 14.31818MHz output (OSC14M) is at the
right
frequency
and
the
strap
options
are
stabilized to a valid configuration.
In case this clock is not present, check the 14MHz
oscillator stage (see Figure 6-3).
6.6.2.2. Strap options
The STPC has been designed in a way to allow
configurations for test purpose that differs from the
functional configuration. In many cases, the
troubleshootings at this stage of the debug are the
resulting of bad strap options. This is why it is
mandatory to check they are properly setup and
sampled during the boot sequence.
The list of all the strap options is summarized at
the beginning of Section 3.
6.6.2.3. Clocks
Once OSC14M is checked and correct, the next
signals to measure are the Host clock (HCLK),
PCI clocks (PCI_CLKO, PCI_CLKI) and Memory
clock (MCLKO, MCLKI).
HCLK must run at the speed defined by the
corresponding strap options (see Table 3-1). In x2
CPU clock mode, this clock must be limited to
66MHz.
PCI_CLKI and PCI_CLKO must be connected as
described in Figure 6-19 and not be higher than
33MHz. Their speed depends on HCLK and on
the divider ratio defined by the MD[4] and MD[17]
strap options as described in Section 3.
To ensure a correct behaviour of the device, the
PCI deskewing logic must be configured properly
by the MD[7:6] strap options according to Section
3. For timings constraints, refers to Section 4.
1)
MCLKI and MCLKO must be connected as
described in Figure 6-3 to Figure 6-5 depending
on the SDRAM implementation. The memory
clock
must
run
at
HCLK
speed
when
in
synchronous mode and must not be higher than
90MHz in any case. The MCLK interface will run
100MHz operation is possible but board layout is
so critical that 90MHz maximum operation is
recommended.
6.6.2.4. Reset output
If SYSRSTI# and all clocks are correct, then the
SYSRSTO# output signal should behave as
described in Figure 4-3.
6.6.3. ISA MODE
Prior to check the ISA bus control signals,
PCI_CLKI, ISA_CLK, ISA_CLK2X, and DEV_CLK
must be running properly. If it is not the case, it is
probably because one of the previous steps has
not been completed.
6.6.3.1. First code fetches
When booting on the ISA bus, the two key signals
to check at the very beginning are RMRTCCS#
and FRAME#.
The first one is a Chip Select for the boot flash
and is multiplexed with the IDE interface. It should
toggle together with ISAOE# and MEMRD# to
fetch the first 16 bytes of code. This corresponds
to the loading of the first line of the CPU cache.
In case RMRTCCS# does not toggle, it is then
necessary to check the PCI FRAME# signal.
Indeed the ISA controller is part of the South
Bridge and all ISA bus cycles are visible on the
PCI bus.
If there is no activity on the PCI bus, then one of
the previous steps has not been checked properly.
If there is activity then there must be something
conflicting on the ISA bus or on the PCI bus.
6.6.3.2. Boot Flash size
The ISA bus supports 8-bit and 16-bit memory
devices. In case of a 16-bit boot flash, the signal
MEMCS16#
must
be
activated
during
RMRTCCS# cycle to inform the ISA controller of a
16-bit device.
相关PDF资料
PDF描述
STPIC6C595M 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16
STR710RZT6 32-BIT, FLASH, 66 MHz, RISC MICROCONTROLLER, PQFP144
STUF32864EHLFT SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
STV3208CV 9-BIT, DSP-FAST COSINE TRANSFRM PROCESSOR, PQFP44
STVA16857AGLF SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48
相关代理商/技术参数
参数描述
STPCI2HEYC 功能描述:微处理器 - MPU 133MHz x86 SoC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
STPCI2HEYI 功能描述:微处理器 - MPU 133MHz x86 SoC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
STPCINDUSTRIAL 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:PC Compatible Embedded Microprocessor
STP-CN04 功能描述:烙铁 Cartridge Conical 0.4mm (0.016in) RoHS:否 制造商:Weller 产品:Soldering Stations 类型:Digital, Iron, Stand, Cleaner 瓦特:50 W 最大温度:+ 850 F 电缆类型:US Cord Included
STP-CN05 功能描述:烙铁 Cartridge Conical 0.5mm (0.02in) RoHS:否 制造商:Weller 产品:Soldering Stations 类型:Digital, Iron, Stand, Cleaner 瓦特:50 W 最大温度:+ 850 F 电缆类型:US Cord Included
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*