- 您现在的位置：买卖IC网 > PDF目录69400 > STR912FAZ42H6T (STMICROELECTRONICS) 32-BIT, FLASH, 96 MHz, RISC MICROCONTROLLER, PBGA144 PDF资料下载
参数资料
| 型号： | STR912FAZ42H6T |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, FLASH, 96 MHz, RISC MICROCONTROLLER, PBGA144 |
| 封装： | 10 X 10 MM, 1.70 MM HEIGHT, ROHS COMPLIANT, LFBGA-144 |
| 文件页数： | 50/100页 |
| 文件大小： | 1801K |
| 代理商： | STR912FAZ42H6T |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页当前第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页
STR91xFAxxx
Memory mapping
53/103
6
Memory mapping
The ARM966E-S CPU addresses a single linear address space of 4 giga-bytes (232) from
address 0x0000.0000 to 0xFFFF.FFFF as shown in Figure 9. Upon reset the CPU boots
from address 0x0000.0000, which is chip-select zero at address zero in the Flash Memory
Interface (FMI).
The Instruction TCM and Data TCM enable high-speed CPU operation without incurring any
performance or power penalties associated with accessing the system buses (AHB and
APB). I-TCM and D-TCM address ranges are shown at the bottom of the memory map in
6.1
Buffered and non-buffered writes
The CPU makes use of write buffers on the AHB and the D-TCM to decouple the CPU from
any wait states associated with a write operation. The user may choose to use write with
buffers on the AHB by setting bit 3 in control register CP15 and selecting the appropriate
AHB address range when writing. By default at reset, buffered writes are disabled (bit 3 of
CP15 is clear) and all AHB writes are non-buffered until enabled. Figure 9 shows that most
addressable items on the AHB are aliased at two address ranges, one for buffered writes
and another for non-buffered writes. A buffered write will allow the CPU to continue program
execution while the write-back is performed through a FIFO to the final destination on the
AHB. If the FIFO is full, the CPU is stalled until FIFO space is available. A non-buffered write
will impose an immediate delay to the CPU, but results in a direct write to the final AHB
destination, ensuring data coherency. Read operations from AHB locations are always direct
and never buffered.
6.2
System (AHB) and peripheral (APB) buses
The CPU will access SRAM, higher-speed peripherals (USB, Ethernet, Programmable
DMA), and the external bus (EMI) on the AHB at their respective base addresses indicated
in Figure 9. Lower-speed peripherals reside on the APB and are accessed using two
separate AHB-to-APB bridge units (APB0 and APB1). These bridge units are essentially
address windows connecting the AHB to the APB. To access an individual APB peripheral,
the CPU will place an address on the AHB bus equal to the base address of the appropriate
bridge unit APB0 or APB1, plus the offset of the particular peripheral, plus the offset of the
individual data location within the peripheral. Figure 9 shows the base addresses of bridge
units APB0 and APB1, and also the base address of each APB peripheral. Please consult
the STR91xFA Reference manual for the address of data locations within each individual
peripheral.
6.3
SRAM
The SRAM is aliased at three separate address ranges as shown in Figure 9. When the
CPU accesses SRAM starting at 0x0400.0000, the SRAM appears on the D-TCM. When
CPU access starts at 0x4000.0000, SRAM appears in the buffered AHB range. Beginning at
CPU address 0x5000.0000, SRAM is in non-buffered AHB range. The SRAM size must be
specified by CPU intitialization firmware writing to a control register after any reset condition.
相关PDF资料 |
PDF描述 |
|---|---|
| STR911FAZ44H6T | 32-BIT, FLASH, 96 MHz, RISC MICROCONTROLLER, BGA144 |
| STR912FAZ42H6 | 32-BIT, FLASH, 96 MHz, RISC MICROCONTROLLER, PBGA144 |
| STR912FAW47X6T | 32-BIT, FLASH, 96 MHz, RISC MICROCONTROLLER, PQFP128 |
| STR912FAW32X6 | 32-BIT, FLASH, 96 MHz, RISC MICROCONTROLLER, PQFP128 |
| STR912FAW46X6 | 32-BIT, FLASH, 96 MHz, RISC MICROCONTROLLER, PQFP128 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| STR912FAZ42X6T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:ARM966E-S⑩ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA |
| STR912FAZ44 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:ARM966E-S⑩ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA |
| STR912FAZ44H6 | 功能描述:ARM微控制器 - MCU ARM966E-S 16/32-Bit RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 处理器系列:STM32F373xx 数据总线宽度:32 bit 最大时钟频率:72 MHz 程序存储器大小:256 KB 数据 RAM 大小:32 KB 片上 ADC:Yes 工作电源电压:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作温度范围:- 40 C to + 85 C 封装 / 箱体:LQFP-48 安装风格:SMD/SMT |
| STR912FAZ44H6T | 功能描述:ARM微控制器 - MCU 16 Bit Flash MCU MCU Eth/Can/USB RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 处理器系列:STM32F373xx 数据总线宽度:32 bit 最大时钟频率:72 MHz 程序存储器大小:256 KB 数据 RAM 大小:32 KB 片上 ADC:Yes 工作电源电压:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作温度范围:- 40 C to + 85 C 封装 / 箱体:LQFP-48 安装风格:SMD/SMT |
| STR912FAZ44X6T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:ARM966E-S⑩ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA |
发布紧急采购，3分钟左右您将得到回复。