参数资料
| 型号： | SY100E196JY |
| 厂商： | Micrel Inc |
| 文件页数： | 9/10页 |
| 文件大小： | 0K |
| 描述： | IC DELAY LINE 7TAP 28-PLCC |
| 标准包装： | 38 |
| 系列： | 100E, Precision Edge® |
| 标片/步级数： | 7 |
| 功能： | 可编程 |
| 延迟到第一抽头： | 1.39ns |
| 接头增量： | 20ps |
| 可用的总延迟： | 1.39ns ~ 3.63ns |
| 独立延迟数： | 1 |
| 电源电压： | -4.2 V ~ -5.5 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-LCC（J 形引线） |
| 供应商设备封装： | 28-PLCC |
| 包装： | 管件 |
| 产品目录页面： | 1087 (CN2011-ZH PDF) |
| 其它名称： | 576-2441 SY100E196JY-ND |
8
Precison Edge
SY10E196
SY100E196
Micrel, Inc.
M9999-032006
hbwhelp@micrel.com or (408) 955-1690
Typically, the analog input will be driven by an external
DAC to provide a digital control with very fine analog
output steps. The final resolution of the device will be
dependent on the width of the DAC chosen.
To determine the voltage range necessary for the
FTUNE input, the graphs provided should be used. As
an example, if a range of 40ps is selected to cover worst
case conditions and ensure coverage of the digital range,
from the 100E196 graph a voltage range of –3.25V to
–4V would be necessary on the FTUNE pin. Obviously,
there are numerous voltage ranges which can be used
to cover a given delay range.
Users are given the
flexibility to determine which one best fits their design.
Figure 1. Cascading Interconnect Architecture
Cascading Multiple E196s
To increase the programmable range of the E196,
internal cascade circuitry has been included. This circuitry
allows for the cascading of multiple E196s without the
need for any external gating. Furthermore, this capability
requires only one more address line per added E196.
Obviously, cascading multiple PDCs will result in a larger
programmable range; however, this increase is at the
expense of a longer minimum delay.
Figure 1 illustrates the interconnect scheme for
cascading two E196s. As can be seen, this scheme can
easily be expanded for larger E196 chains. The D7 input
of the E196 is the cascade control pin.
With the
interconnect scheme of Figure 1, when D7 is asserted, it
signals the need for a larger programmable range than
is achievable with a single device.
An expansion of the latch section of the block diagram
is pictured below. Use of this diagram will simplify the
explanation of how the cascade circuitry works. When
D7 of chip #1 above is low, the cascade output will also
be low, while the cascade bar output will be a logical
high. In this condition, the SET MIN pin of chip #2 will
be asserted and, thus, all of the latches of chip #2 will
be reset and the device will be set at its minimum delay.
Since the RESET and SET inputs of the latches are
overriding, any changes on the A0–A6 address bus will
not affect the operation of chip #2.
Chip #1, on the other hand, will have both SET MIN
and SET MAX de-asserted so that its delay will be
controlled entirely by the address bus A0–A6. If the delay
needed is greater than can be achieved with 31.75 gate
Using the FTUNE Analog Input
The analog FTUNE pin on the E196 device is intended
to enhance the 20ps resolution capabilities of the fully
digital E195.
The level of resolution obtained is
dependent on the number of increments applied to the
appropriate range on the FTUNE pin.
To provide another level of resolution, the FTUNE pin
must be capable of adjusting the delay by greater than
the 20ps digital resolution.
As shown in the provided
graphs, this requirement is easily achieved since a 100ps
delay can be achieved over the entire FTUNE voltage
range.This extra analog range ensures that the FTUNE
pin will be capable, even under worst case conditions, of
covering the digital resolution.
E196
Chip #1
D
4
D
5
D
6
D
7
D
2
D
3
D1
D0
LEN
VEE
IN
VBB
IN
SET
MIN
SET
MAX
CASCADE
EN
CASCADE
VCC
VCCO
Q
VCCO
Q
E196
Chip #2
D
4
D
5
D
6
D
7
D
2
D
3
D1
D0
LEN
VEE
IN
VBB
IN
SET
MIN
SET
MAX
CASCADE
EN
CASCADE
VCC
VCCO
Q
VCCO
Q
ADDRESS BUS (A0 – A6)
A7
Input
Output
LINEAR
INPUT
FTUNE
相关PDF资料 |
PDF描述 |
|---|---|
| SY100E195JY | IC DELAY LINE 128TAP 28-PLCC |
| DS1023S-100+ | IC DELAY LINE 256TAP 16-SOIC |
| VE-2WK-MW | CONVERTER MOD DC/DC 40V 100W |
| DS1100LU-20+ | IC DELAY LINE 5TAP 20NS 8-USOP |
| DS1023S-500+ | IC DELAY LINE 256TAP 16-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SY100E196JYTR | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT |
| SY100E212 | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:3-BIT SCANNABLE REGISTER |
| SY100E212JC | 功能描述:IC REGISTER 3-BIT SCAN 28-PLCC RoHS:否 类别:集成电路 (IC) >> 逻辑 - 专用逻辑 系列:100E 产品变化通告:Product Discontinuation 25/Apr/2012 标准包装:1,500 系列:74SSTV 逻辑类型:DDR 的寄存缓冲器 电源电压:2.3 V ~ 2.7 V 位数:14 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:48-TFSOP（0.240"，6.10mm 宽） 供应商设备封装:48-TSSOP 包装:带卷 (TR) |
| SY100E212JCTR | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:3-BIT SCANNABLE REGISTER |
| SY100E212JZ | 功能描述:IC REGISTER 3BIT SCAN 28-PLCC RoHS:是 类别:集成电路 (IC) >> 逻辑 - 专用逻辑 系列:100E 产品变化通告:Product Discontinuation 25/Apr/2012 标准包装:1,500 系列:74SSTV 逻辑类型:DDR 的寄存缓冲器 电源电压:2.3 V ~ 2.7 V 位数:14 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:48-TFSOP（0.240"，6.10mm 宽） 供应商设备封装:48-TSSOP 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。