参数资料
| 型号： | SY100E256JZ TR |
| 厂商： | Micrel Inc |
| 文件页数： | 1/4页 |
| 文件大小： | 0K |
| 描述： | IC MUX/LATCH 3BIT 4:1 28-PLCC |
| 标准包装： | 750 |
| 系列： | 100E |
| 类型： | 多路复用器 |
| 电路： | 3 x 4:1 |
| 独立电路： | 1 |
| 电压电源： | 双电源 |
| 电源电压： | 4.2 V ~ 5.5 V |
| 工作温度： | 0°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-LCC（J 形引线） |
| 供应商设备封装： | 28-PLCC |
| 包装： | 带卷 (TR) |
| 其它名称： | SY100E256JZTR SY100E256JZTR-ND |
1
SY10E256
SY100E256
Micrel, Inc.
M9999-032206
hbwhelp@micrel.com or (408) 955-1690
s 950ps max. data to output
s Extended 100E VEE range of –4.2V to –5.5V
s 850ps max. latch enable to output
s Separate select controls
s Differential outputs
s Fully compatible with industry standard 10KH,
100K ECL levels
s Internal 75K
input pulldown resistors
s Fully compatible with Motorola MC10E/100E256
s Available in 28-pin PLCC package
FEATURES
3-BIT 4:1
MUX-LATCH
The SY10/100E256 offer three 4:1 multiplexers followed
by latches with differential outputs designed for use in new,
high-performance ECL systems. Separate Select controls
are provided for the leading 2:1 mux pairs (see block
diagram).
When the Latch Enable (LEN) is at a logic LOW, the latch
is transparent and output data is controlled by the multiplexer
select controls. A logic HIGH on LEN latches the outputs.
The Master Reset (MR) overrides all other controls to set
the Q outputs LOW.
DESCRIPTION
SY10E256
SY100E256
BLOCK DIAGRAM
Pin
Function
D0x–D2x
Parallel Data Inputs
SEL1A, SEL1B
First-stage Select Inputs
SEL2
Second-stage Select Input
LEN
Latch Enable
MR
Master Reset
Q0, Q0–Q2, Q2
Data Outputs
VCCO
VCC to Output
PIN NAMES
D
R
E
N
Q0
Q1
Q2
D
R
E
N
D
R
E
N
D0a
SEL1B
D0b
D0c
D0d
D1a
D1b
D1c
D1d
D2a
D2b
D2c
D2d
SEL1A
SEL2
LEN
MR
Rev.: G
Amendment: /0
Issue Date:
March 2006
相关PDF资料 |
PDF描述 |
|---|---|
| MS3450W28-11PX | CONN RCPT 22POS WALL MNT W/PINS |
| X9317UV8-2.7T1 | IC XDCP 100TAP 50K 3-WIRE 8TSSOP |
| MS3450W28-11PW | CONN RCPT 22POS WALL MNT W/PINS |
| X9317US8T1 | IC XDCP 100TAP 50K 3-WIRE 8-SOIC |
| SY100EL34LZG TR | IC CLK GEN /2/4/8 3.3/5V 16-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SY100E310JI | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:3.3V ECL/PECL 2:8 DIFFERENTIAL FANOUT BUFFER |
| SY100E310JITR | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:3.3V ECL/PECL 2:8 DIFFERENTIAL FANOUT BUFFER |
| SY100E310JY | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:3.3V ECL/PECL 2:8 DIFFERENTIAL FANOUT BUFFER |
| SY100E310JYTR | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:3.3V ECL/PECL 2:8 DIFFERENTIAL FANOUT BUFFER |
| SY100E310L | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:3.3V ECL/PECL 2:8 DIFFERENTIAL FANOUT BUFFER |
发布紧急采购，3分钟左右您将得到回复。