- 您现在的位置：买卖IC网 > PDF目录11769 > SY100E445JZ TR (Micrel Inc)IC CONV 4BIT SER/PAR 28-PLCC PDF资料下载
参数资料
| 型号： | SY100E445JZ TR |
| 厂商： | Micrel Inc |
| 文件页数： | 5/8页 |
| 文件大小： | 0K |
| 描述： | IC CONV 4BIT SER/PAR 28-PLCC |
| 标准包装： | 750 |
| 应用： | 数据传输 |
| 接口： | 串行输入/并行输出 |
| 封装/外壳： | 28-LCC（J 形引线） |
| 供应商设备封装： | 28-PLCC |
| 包装： | 带卷 (TR) |
| 安装类型： | 表面贴装 |
| 其它名称： | SY100E445JZTR SY100E445JZTR-ND |
5
SY10E445
SY100E445
Micrel, Inc.
M9999-032206
hbwhelp@micrel.com or (408) 955-1690
LOGIC DIAGRAM
APPLICATIONS INFORMATION
The SY10/100E are integrated 1:4 serial-to-parallel
converters.
The chips are designed to work with the
E446 devices to provide both transmission and receiving
of a high-speed serial data path. The E445, under special
input conditions, can convert up to a 2.5Gb/s NRZ data
stream into 4-bit parallel data. The device also provides
a divide-by-four clock output to be used to synchronize
the parallel data with the rest of the system.
The E445 features multiplexed dual serial inputs to
provide test loop capability when used in conjunction
with the E446.
Figure 1 illustrates the loop test
architecture.
The architecture allows for the electrical
testing of the link without requiring actual transmission
over the serial data path medium. The SINA serial input
of the E445 has an extra buffer delay and, thus, should
be used as the loop back serial input.
Parallel
Data
To Serial
Medium
Parallel
Data
From Serial
Medium
SOUT
SINA
SINB
Figure 1. Loop Test Architecture
Serial Input
Data
Q7 Q6 Q5 Q4
SOUT
SIN
E445a
Q3
SIN
Q2 Q1 Q0
Q3 Q2 Q1 Q0
SIN
E445b
Q3
SIN
Q2 Q1 Q0
Clock
Parallel Output Data
Tpd CLK
to SOUT
Clock
100ps
800ps
1050ps
Figure 2. Cascaded 1:8 Converter Architecture
The E445 features a differential serial output and a
divide-by-8 clock output to facilitate the cascading of two
devices to build a 1:8 demultiplexer. Figure 2 illustrates
the architecture of a 1:8 demultiplexer using two E445s.
The timing diagram for this configuration can be found
on the following page. Notice the serial outputs (SOUT)
of the lower order converter feed the serial inputs of the
higher order device. This feedthrough of the serial inputs
bounds the upper end of the frequency of operation. The
clock-to-serial output propagation delay, plus the set-up
time of the serial input pins, must fit into a single clock
period for the cascade architecture to function properly.
Using the worst case values for these two parameters
from the data sheet, tPD CLK to SOUT = 1150ps or a
clock frequency of 950MHz.
The clock frequency is significantly lower than that of
a single converter.
To increase this frequency, some
games can be played with the clock input of the higher
order E445. By delaying the clock feeding the second
E445 relative to the clock of the first E445, the frequency
of operation can be increased. The delay between the
two clocks can be increased until the minimum delay of
Perhaps the easiest way to delay the second clock
relative to the first is to take advantage of the differential
clock inputs of the E445. By connecting the clock for the
second E445 to the complimentary clock input pin, the
device will clock a half a clock period after the first E445
(Figure 4). Utilizing this simple technique will raise the
potential conversion frequency up to 1.5GHz. The divide-
by-eight clock of the second E445 should be used to
synchronize the parallel data to the rest of the system as
the parallel data of the two E445s will no longer be
synchronized. This skew problem between the outputs
can be worked around as the parallel information will be
static for eight more clock pulses.
clock-to-serial-out would potentially cause a serial bit to
be swallowed (Figure 3). With a minimum delay of 800ps
on this output, the clock for the lower order E445 cannot
be delayed more than 800ps relative to the clock of the
first E445 without potentially missing a bit of information.
Because the set-up time on the serial input pin is
negative, coincident excursions on the data and clock
inputs of the E445 will result in correct operation.
Tpd CLK
to SOUT
Clock b
800ps
1050ps
Clock a
Figure 3. Cascade Frequency Limitation
相关PDF资料 |
PDF描述 |
|---|---|
| SY10E446JZ TR | IC CONV 4BIT PAR/SER 28-PLCC |
| SY10E445JZ TR | IC CONV 4BIT SER/PAR 28-PLCC |
| D38999/26FC8SN | CONN PLUG 8POS STRAIGHT W/SCKT |
| D38999/20WD15SC | CONN RCPT 15POS WALL MNT W/SCKT |
| V150B24H150B2 | CONVERTER MOD DC/DC 24V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SY100E446 | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:4-BIT PARALLEL-TO-SERIAL CONVERTER |
| SY100E446JC | 功能描述:IC CONV 4-BIT SER/PAR 28-PLCC RoHS:否 类别:集成电路 (IC) >> 接口 - 专用 系列:- 标准包装:3,000 系列:- 应用:PDA，便携式音频/视频，智能电话 接口:I²C，2 线串口 电源电压:1.65 V ~ 3.6 V 封装/外壳:24-WQFN 裸露焊盘 供应商设备封装:24-QFN 裸露焊盘（4x4） 包装:带卷 (TR) 安装类型:表面贴装 产品目录页面:1015 (CN2011-ZH PDF) 其它名称:296-25223-2 |
| SY100E446JC TR | 功能描述:IC CONV 4-BIT SER/PAR 28-PLCC RoHS:否 类别:集成电路 (IC) >> 接口 - 专用 系列:- 标准包装:3,000 系列:- 应用:PDA，便携式音频/视频，智能电话 接口:I²C，2 线串口 电源电压:1.65 V ~ 3.6 V 封装/外壳:24-WQFN 裸露焊盘 供应商设备封装:24-QFN 裸露焊盘（4x4） 包装:带卷 (TR) 安装类型:表面贴装 产品目录页面:1015 (CN2011-ZH PDF) 其它名称:296-25223-2 |
| SY100E446JCTR | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:4-BIT PARALLEL-TO-SERIAL CONVERTER |
| SY100E446JZ | 功能描述:串行到并行逻辑转换器 4-bit Parallel-to-Serial Converter (Lead Free) RoHS:否 制造商:Supertex 工作电源电压: 安装风格:SMD/SMT 封装 / 箱体:QFN-32 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。