参数资料
型号: SY54011RMG TR
厂商: Micrel Inc
文件页数: 1/4页
文件大小: 0K
描述: IC CLK BUFFER 1:2 3.2GHZ 16-MLF
产品培训模块: High Bandwidth Product Overview
标准包装: 1,000
系列: Precision Edge®
类型: 扇出缓冲器(分配)
电路数: 1
比率 - 输入:输出: 1:2
差分 - 输入:输出: 是/是
输入: CML,LVDS,LVPECL
输出: CML
频率 - 最大: 3.2GHz
电源电压: 2.375 V ~ 2.625 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 16-VFQFN 裸露焊盘,16-MLF?
供应商设备封装: 16-MLF?(3x3)
包装: 带卷 (TR)
1
SY10E336
SY100E336
Micrel, Inc.
M9999-032206
hbwhelp@micrel.com or (408) 955-1690
FEATURES
s 25
cutoff bus output
s Extended 100E VEE range of –4.2V to –5.5V
s 50
receiver output
s Transmit and receive registers
s 1500ps max. clock to bus
s 1000ps max. clock to Q
s Internal edge slow-down capacitors on bus outputs
s Additional package ground pins
s Fully compatible with industry standard 10KH,
100K ECL levels
s Internal 75K
input pulldown resistors
s Fully compatible with Motorola MC10E/100E336
s Available in 28-pin PLCC package
DESCRIPTION
The SY10/100E336 offer three bus transceivers with
both transmit and receive registers and are designed for
use in new, high-performance ECL systems. The bus
outputs (BUS0 - BUS2) are designed to drive a 25
bus.
The receive outputs (Q0 – Q2) are specified for 50
. The
bus outputs feature a normal logic HIGH level (VOH) and a
cutoff LOW level when at a logic LOW. At cutoff, the outputs
go to –2.0V and the output emitter-follower is “off”,
presenting a high impedance to the bus. The bus outputs
have edge slow-down capacitors.
The Transmit Enable pins (TEN) determine whether
current data is held in the transmit register or new data is
loaded from the A/B inputs. A logic LOW on both of the bus
enable inputs (BUSEN), when clocked through the register,
disables the bus outputs to –2.0V.
The receiver section clocks bus data into the receive
registers after gating with the Receive Enable (RXEN)
input.
All registers are clocked by rising edge of CLK1 or CLK2
(or both).
Additional grounding is provided through the ground
pins (GND) which should be connected to 0V. The GND
pins are not electrically connected to the chip.
3-BIT REGISTERED
BUS TRANSCEIVER
Pin
Function
A0–A2
Data Inputs A
B0–B2
Data Inputs B
TEN1, 2
Transmit Enable Inputs
RXEN
Receive Enable Input
BUSEN1, 2
Bus Enable Inputs
CLK1, 2
Clock Inputs
BUS0–BUS2
25
Cutoff Bus Outputs
Q0–Q2
Receive Data Outputs
VCCO
VCC to Output
PIN NAMES
SY10E336
SY100E336
Rev.: G
Amendment: /0
Issue Date:
March 2006
BLOCK DIAGRAM
0
1
DQ
D
Q
50
25
CUTOFF
0
1
DQ
D
Q
50
25
CUTOFF
0
1
DQ
D
Q
50
25
CUTOFF
Q0
BUS0
Q1
BUS1
Q2
BUS2
D
Q
A0
B0
A1
B1
A2
B2
TEN1
TEN2
BUSEN1
BUSEN2
CLK1
CLK2
RXEN
相关PDF资料
PDF描述
SY54016ARMG TR IC RCVR/LINE DVR CML LV 8-MLF
SY54016RMG TR IC RCVR/LINE DVR CML LV 8-MLF
SY54020ARMG IC CLK BUFFER 1:4 3.2GHZ 16-MLF
SY54020RMG TR IC CLK BUFFER 1:4 2.5GHZ 16-MLF
SY55851UKI TR IC GATE 3.0GHZ 100OHM 10-MSOP
相关代理商/技术参数
参数描述
SY54016AR 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:Low Voltage 1.2V/1.8V CML Differential Line Driver/Receiver 3.2Gbps, 3.2GHz
SY54016ARMG 制造商:Micrel Inc 功能描述:IC LINE DRVR/RCVR CML 8MLF 制造商:Micrel Inc 功能描述:IC, LINE DRVR/RCVR, CML, 8MLF; Logic Device Type:Line Driver, Receiver; Supply Voltage Min:2.375V; Supply Voltage Max:2.625V; Logic Case Style:MLF; No. of Pins:8; Operating Temperature Min:-40C; Operating Temperature Max:85C; ;RoHS Compliant: Yes
SY54016ARMG TR 功能描述:缓冲器和线路驱动器 1.2/1.8V Low Voltage CML line driver/ receiver w/ and w/o FSI RoHS:否 制造商:Micrel 输入线路数量:1 输出线路数量:2 极性:Non-Inverting 电源电压-最大:+/- 5.5 V 电源电压-最小:+/- 2.37 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Reel
SY54016ARMGTR 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:Low Voltage 1.2V/1.8V CML Differential Line Driver/Receiver 3.2Gbps, 3.2GHz
SY54016ARMG-TR 功能描述:IC RCVR/LINE DVR CML LV 8-MLF 制造商:microchip technology 系列:- 包装:剪切带(CT) 零件状态:过期 逻辑类型:差分接收器/驱动器 电源电压:2.375 V ~ 2.625 V 位数:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-VFDFN 裸露焊盘,8-MLF? 供应商器件封装:8-MLF?(2x2) 标准包装:1